## LCD Controller ICs

S1D13700 Technical Manual


No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. This material or portions thereof may contain technology or the subject relating to strategic products under the control of the Foreign Exchange and Foreign Trade Law of Japan and may require an export license from the Ministry of International Trade and Industry or other approval from another government agency.

* In this manual, Zilog's Z80-CPU or its equivalent shall be called Z80, Intel's 8085A or its equivalent shall be called 8085 and Motorola's MC6809 and MC6802 or their equivalents shall be called 6809 and 6802, respectively.
® ${ }^{\circledR}$ stands for registered trade mark.
All other product names mentioned herein are trademarks and/or registered trademarks of their respective owners.


## Configuration of product number

- Devices

- Evaluation Board


Packing specification
Specification
Corresponding model number (13705: for S1D13705)
Product classification (S5U: development tool for semiconductor)

## Table of Contents

1 Overview ..... 1
1.1 Features ..... 1
1.2 System Overview ..... 2
1.3 List of Abbreviations ..... 4
2 Pins ..... 5
2.1 Pin Connection ..... 5
2.1.1 Pin Assignments ..... 5
2.1.2 Pin Description ..... 6
2.1.3 Package Dimensions ..... 8
2.2 Pin Functions ..... 9
2.2.1 Power Supply Pins ..... 9
2.2.2 Oscillator and Clock Input Pins ..... 9
2.2.3 System Bus Connecting Pins ..... 10
2.2.4 LCD Driver Control Pins ..... 13
2.2.5 TEST Control Pins ..... 13
3 Commands and Command Registers ..... 14
3.1 Types of Commands (when Indirectly Interfaced) ..... 14
3.2 Command Register Map (when Directly Interfaced) ..... 15
3.3 Command Description ..... 17
3.3.1 Operation Control Commands ..... 17
3.3.2 Display Control Commands ..... 25
3.3.3 Drawing Control Commands ..... 43
3.3.4 Memory Control Commands ..... 44
4 Function Description ..... 45
4.1 Display Functions ..... 45
4.1.1 Screen Management ..... 45
4.1.2 Character Generator (CG) ..... 47
4.1.3 Screen Configuration ..... 50
4.1.4 Cursor ..... 61
4.1.5 Relationship between Display Memory and Screens ..... 62
4.1.6 Determining Various Parameters ..... 64
4.1.7 Scrolling ..... 65
4.1.8 Attribute Display using the Layered Function ..... 68
4.2 Oscillator Circuit ..... 70
4.3 Example of Initial Settings ..... 71
4.4 Character Codes and Character Fonts ..... 81
4.4.1 Character Fonts (Internal CG) ..... 81
4.4.2 Character Codes ..... 82
5 Specifications ..... 83
5.1 Absolute Maximum Ratings ..... 83
5.2 Recommended Operating Conditions ..... 83
5.3 Electrical Characteristics ..... 84
5.4 Timing Characteristics ..... 86
5.4.1 System Bus (Generic Bus/80-series MPU) ..... 86
5.4.2 System Bus Read/write characteristics II (MC68K-series MPU) ..... 89
5.4.3 External Clock Input Characteristics ..... 92
5.4.4 LCD Control Signal Timing Characteristics ..... 93
6 MPU Interface ..... 95
6.1 Connection to the System Bus ..... 95
6.1.1 80-series MPU ..... 95
6.1.2 68-series MPU ..... 95
6.2 Interfaces with the MPU (Reference) ..... 96

## Table of Figures

Figure 1-1 Block diagram of the S1D13700 ..... 2
Figure 3-1 Combination of IV and HDOT SCR ..... 20
Figure 3-2 Typical relationship between FX/FY and display addresses ..... 21
Figure 3-3 Example of screen compositions ..... 37
Figure 3-4 Prioritized overlay ..... 38
Figure 4-1 Character display ([FX] $\leq 8$ dots) ..... 45
Figure 4-2 Example of character generator definition ..... 45
Figure 4-3 Example of character configuration consisting of two or more memory addresses (when $[F X]=9$ ) ..... 46
Figure 4-4 Relationship between virtual and physical screens ..... 50
Figure 4-5 Basic read cycle of display memory ..... 60
Figure 4-6 Relationship between TC/R and C/R ..... 60
Figure 4-7 Relationship between display memory and screens ..... 62
Figure 4-8 Window and display memory settings ..... 63
Figure 4-9 Example of display memory mapping ..... 63
Figure 4-10 Example of using HDOT SCR ([FX] = 8) ..... 67
List of Tables
Table 3-1 W/S Related Registers ..... 20
Table 4-1 Row Select Addresses ..... 48
Table 4-2 Example of Parameters for the LCD Unit ..... 64
Table 4-3 Character Codes ..... 82

## 1 Overview

The S1D13700 Controller displays text and graphics on a midsize, dot-matrix liquid crystal display (LCD). A very flexible, low-power display system can be configured using the S1D13700 in combination with various LCD modules. The character code or bitmap display data from the microprocessor is temporarily stored in frame buffer memory, then periodically read out and converted into LCD module signals for output to the LCD. Its abundant command functions make it possible to overlay the text and graphic screens, scroll the screen in any direction (except in grayscale mode), and split the screen for multi-window display, as well as display pictures in grayscale mode. Moreover, the embedded-type 32-KB SRAM display buffer, built-in LCD module control circuit, and high-speed character generator allow you to build an LCD control block with only a few external circuits.

### 1.1 Features



### 1.2 System Overview

Positioned midway between the MPU and LCD panel, the S1D13700 enables the sending and receiving of control commands and data, and access of registers by the MPU for display, thus making it possible to control up to 32 Kbytes of internal display memory (VRAM).

Moreover, because the S1D13700 has a built-in a control circuit for LCD units, it is possible to take full advantage of the features of midsize, dot-matrix liquid crystal display units without using any external circuit.


Figure 1-1 Block diagram of the S1D13700
The S1D13700 divides the display memory space into the four areas shown below. When this configuration is combined with the layered (overlaid) display and flexible scroll functions of the S1D13700, it is possible to greatly reduce the MPU load when inverting or underlining text, displaying graphs with text, or creating simple animation.

The S1D13700 uses the display memory space by dividing it into the four areas shown below to realize the layered display functions using only a single controller.

## Example of display memory mapping by the S1D13700

(1)Character code table

- A memory area to store character code when displaying text
- 1 character $=8$ bits
- Variable table mapping (by altering the scroll start address)
(2)Graphic data table
- A memory area to store bitmap data
- 1 word $=8$ bits
- Variable table mapping
(3)CG RAM table (for external characters)
- A character generator whose character patterns can be altered by the MPU as desired
- Maximum $8 \times 16$ bits ( 16 bytes per character)
- Maximum 64 discrete characters, or 256 characters when not using CGROM
- Internal CG RAM used
- Variable table mapping
(4)CG ROM table
- Maximum 5 x 7 bits
- Maximum 160 characters
- Mapped to addresses 8030h-85AFh. Data cannot be read out by the MPU.

To make the most of the above-mentioned functions of the S1D13700, a high-speed interfacing method is used to enable pipelined command processing between the MPU and S1D13700. Most commands of the S1D13700 are processed so that the controller completes the processing of any input command before the next command is issued from the MPU. Therefore, the MPU does not need to frequently check the status of the S1D13700, and is not kept waiting by the S1D13700. Thus, the high-speed interfacing method adopted for the S1D13700 helps minimize possible reduction in the MPU's processing capability.

Moreover, the MPU can access the above display space at any time irrespective of display mode (except in sleep mode).

### 1.3 List of Abbreviations

Abbreviation Meaning

- AB........................... Address
- AP ........................... Address pitch
- C ............................. Text display mode (Denotes a command in command code descriptions.)
- CD........................... Cursor movement direction
- CG........................... Character generator
- CGRAM ADR ........... Character generator memory offset address
- CM ........................... Cursor shape
- C/R.......................... Number of characters per line
- CRX ........................ Cursor size in the X direction
- CRY......................... Cursor size in the Y direction
- CSRDIR .................... Direction of cursor movement
- CSRFORM................ Cursor shape
- CSRR........................ Cursor address read
- CSRW...................... Cursor address write
- DM.......................... Display mode
- FC ............................. Flashing cursor
- $\mathrm{f}_{\mathrm{FR}}$............................ Frame frequency
- fosc ......................... Oscillation frequency
- FP............................Layer flashing
- FY ........................... Character field in the Y direction
- G ............................. Graphic display mode
- GLC......................... Graphic liquid crystal unit controller
- HDOT SCR ............... Smooth scrolling in horizontal direction
- IV ............................. Inverse
- L.............................. Layer
- L/F........................... Number of lines per screen
- MREAD................... Display memory readout
- MX .......................... Screen composition method
- MWRITE ................. Display memory write
- OV........................... Screen overlay
- OVRAY.................... Screen overlay
- P.............................. Parameter
- R ............................. Row
- RAM......................... Random access memory
- ROM........................ Read-only memory
- SAD......................... Display start address
- SL............................ Number of scanning lines
- TC/R........................ Total number of characters per line
- VRAM..................... Display memory
- MOD(WF)................. AC drive waveform
- W/S ......................... Double common/single common
- XDr ......................... X direction driver
- YDr ......................... Y direction driver


## 2 PINS

### 2.1 Pin Connection

### 2.1.1 Pin Assignments



### 2.1.2 Pin Description

## Key :

| I | $=$ Input |
| :--- | :--- |
| O | $=$ Output |
| IO | $=$ Input/output |
| P | $=$ Power supply |
| HIBC | $=$ CMOS input |
| HIBH | $=$ CMOS Schmitt input |
| HIBCD1 | $=$ CMOS input with pulldown resistor $(60$ ohms typ. at 5.0 V$)$ |
| HOB2T | $=$ Normal buffer $(8 \mathrm{~mA} /-8 \mathrm{~mA}$ at 5 V$)$ |
| HBC2T | $=$ LVTTL I/O buffer $(6 \mathrm{~mA} /-6 \mathrm{~mA}$ at 3.3 V$)$ |
| HTB2T | $=$ Tri-state output $(6 \mathrm{~mA} /-6 \mathrm{~mA}$ at 3.3 V$)$ |
| HLIN | $=$ Transparent input |
| HLOT | $=$ Transparent output |
| ITST1 | $=$ Test mode control input with pulldown resistor $(50$ ohms typ. at 3.3 V$)$ |


| Pin Name | Pin No. | $\begin{gathered} \mathrm{I} / \mathrm{O} \\ \text { Type } \end{gathered}$ | I/O Voltage | I/O Cell | $\begin{aligned} & \text { RESET\# } \\ & \text { State } \end{aligned}$ | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| HIOVDD ( $\mathrm{V}_{\mathrm{DD}}$ ) | 7-48•55 | P | HIOVDD | - | - | Power supply for host interface |
| $\operatorname{NIOVDD}\left(\mathrm{V}_{\mathrm{DD}}\right)$ | $22 \cdot 32$ | P | NIOVDD | - | - | Power supply for LCD interface |
| COREVDD ( $\mathrm{V}_{\mathrm{DD}}$ ) | $12 \cdot 25 \cdot 40$ | P | COREVDD | - | - | Power supply for core logic |
| $\mathrm{V}_{\text {SS }}$ | $1 \cdot 17 \cdot 28 \cdot 33 \cdot 53$ | P | $\mathrm{V}_{\text {SS }}$ | - | - | Ground |
| CLKI | 39 | I | HIOVDD | HIBH | - | Externally sourced system clock |
| XCG1(XG) | 35 | I | HIOVDD | HLOT | - | Gate input for oscillator |
| XCD1(XD) | 34 | O | HIOVDD | HLIN | - | Drain output for oscillator |
| $\begin{aligned} & \text { CNF0 - CNF4 } \\ & \text { (SEL0 - SEL4) } \end{aligned}$ | 56-60 | I | HIOVDD | HIBH | 0 | Input pin for S1D13700 settings |
| $\begin{gathered} \text { DB0 - DB7 } \\ \text { (D0 - D7) } \end{gathered}$ | 44-47 • 49-52 | IO | HIOVDD | HBC2T | Hi-Z | Data bus for MPU interface |
| $\begin{gathered} \mathrm{AB} 0-\mathrm{AB} 15 \\ (\mathrm{~A} 0-\mathrm{A} 15) \end{gathered}$ | 2-6 • 8-11 • 13-16 | I | HIOVDD | HIBC | 0 | Address bus for MPU interface |
| RD\# | 41 | I | HIOVDD | HIBH | 1 | Read strobe for MPU interface |
| WR\# | 42 | I | HIOVDD | HIBH | 1 | Write strobe for MPU interface |
| CS\# | 43 | I | HIOVDD | HIBH | 1 | Chip select for MPU interface |
| WAIT\# | 54 | O | HIOVDD | HOB2T | Hi-Z | Wait output for MPU interface |
| AS\# | 61 | I | HIOVDD | HIBC | 1 | Address strobe for MPU interface |
| $\begin{gathered} \text { FPDAT0 - } \\ \text { FPDAT3(XD0 - XD3) } \end{gathered}$ | 18-21 | O | NIOVDD | HOB2T | X | Data bus for X driver |
| FPSHIFT(XSCL) | 23 | O | NIOVDD | HOB2T | X | Shift clock for X driver |
| XECL | 24 | O | NIOVDD | HOB2T | X | X driver enable chain clock |
| FPLINE(LP) | 26 | O | NIOVDD | HOB2T | X | Latch pulse |
| MOD(WF) | 27 | O | NIOVDD | HOB2T | X | Frame signal |
| YSCL | 29 | O | NIOVDD | HOB2T | X | Scan shift clock |
| FPFRAME (YD) | 30 | O | NIOVDD | HOB2T | X | Scan start pulse |


| Pin Name | Pin No. | I/O <br> Type | I/O Voltage | I/O Cell | RESET\# <br> State | Description |
| :---: | :---: | :---: | :--- | :---: | :---: | :--- |
| YDIS | 31 | O | NIOVDD | HOB2T | L | LCD power-down output |
| RESET\# (RES) | 36 | I | HIOVDD | HIBH | 0 | Reset input |
| TESTEN | 38 | I | HIOVDD | ITST1 | 0 | Test mode setup input |
| SCANEN | 37 | I | HIOVDD | HIBCD1 | 0 | Test mode setup input |

Note: The corresponding pin names of the earlier LCD controller (i.e., S1D13305) are enclosed in parentheses.

### 2.1.3 Package Dimensions



| * Symbol | Dimension in Milimeters |  |  |
| :---: | :---: | :---: | :---: |
|  | Min. | Nom. | Max. |
| E | 10.1 | 10.2 | 10.3 |
| D | 10.1 | 10.2 | 10.3 |
| Amax |  |  | 1.2 |
| AL |  | 0.1 |  |
| AP | 0.9 | 1 | 1.1 |
| e |  | 0.5 |  |
| ICL | 0.17 | 0.2 | 0.27 |
| CL | 0.125 | 0.15 | 0.2 |
| É $\Delta$ | $0^{\circ}$ |  | $10^{\circ}$ |
| L | 0.3 | 0.5 | 0.7 |
| L1 |  | 1 |  |
| L2 |  | 0.5 |  |
| HE | 11.6 | 12 | 12.4 |
| HD | 11.6 | 12 | 12.4 |
| É 2 |  | $15^{\circ}$ |  |
| É $\Delta 3$ |  | $15^{\circ}$ |  |
| R |  | 0.1 |  |
| R1 |  | 0.1 |  |

* E,D Excluding the tie bar cutting stub.

ICL Lead width of basemetal.
CL Lead thickness of basemetal.

$$
1=1 \mathrm{~mm}
$$

### 2.2 Pin Functions

### 2.2.1 Power Supply Pins

| Pin Name | Function |
| :---: | :--- |
| HIOVDD | $\begin{array}{l}\text { Power supply for host interface I/O drive. Connect a 5 V or 3.3 V power supply to this pin. (Shared } \\ \left.\text { with MPU power supply pin, } \mathrm{V}_{\mathrm{CC}}\right)\end{array}$ |
| Note 1 |  |$]$

Note 1: Because the spike power supply current in the S1D13700 could reach levels that are several tens higher than the average amount of dynamically consumed current, measures must be taken to minimize the power supply impedance of the S1D13700. For example, use thick power supply wiring from the power supply to the S1D13700 or insert a capacitor of 0.47 mF or more (with good frequency characteristics) between $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{SS}}$ close to the S1D13700. These measures will help to reduce power supply impedance.

### 2.2.2 Oscillator and Clock Input Pins

| CLKI | Generally used as the input clock source for the bus and memory clocks. |
| :--- | :--- |
| XCG1 <br> XCD1 | These pins are used to connect a crystal resonator for the internal clock-generating oscillator. For <br> details, see Section 4.2 "Oscillator Circuit" on page 70. To use the external clock (fed in from the <br> CLKI pin), fix XCG1 for input with a pullup resistor and leave XCD1 open. |
|  | Input, active low <br> Set the frequency divide ratio of the display clock (pixel clock) relative to CLKI or an internally gener- <br> ated system clock. |
| $\qquad$CNF3 CNF2 Clock Retio  <br> CNF0    <br> CNF1 0 0 $1 / 4$ <br> 0 1 $1 / 8$  <br> 1 0 $1 / 16$  <br> 1 1 Not USE  |  |

Note 2: Because the external clock fed in from the CLKI pin is needed to internally generate the fundamental timing in the S1D13700, the oscillation characteristic requirements given in Section 5.4.3 "External Clock Input Characteristics" on page 92 must be met.

### 2.2.3 System Bus Connecting Pins

| DB0 - DB7 | Tristate input/output, active high <br> These pins comprise an 8 -bit bidirectional data bus, which is connected to the 8 -bit or 16 -bit MPU data bus. |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { CNF2 } \\ & \text { CNF3 } \end{aligned}$ | Input, active high <br> The S1D13700 allows the MPU interface format to be changed depending on how CNF2 and CNF3 are set, so that it can be connected directly to the 80 -series MPU (e.g., Z80 ${ }^{\circledR}$ or GenericBus), 68 -series MPU ( 6809 or 6802), or the MC68K-series MPU (68000) bus. |  |  |  |  |  |  |  |  |  |  |
|  | CNF3 | CNF2 | Mode | $\begin{aligned} & \text { AB15 } \\ & -\mathrm{AB} 1 \end{aligned}$ | AB0 | RD\# | WR\# | CS\# | $\begin{gathered} \hline \text { DB7 } \\ \text { - DB0 } \end{gathered}$ | WAIT\# | AS\# |
|  | 0 | 0 | 80 series | $\uparrow$ | $\uparrow$ | $\uparrow$ | $\uparrow$ | $\uparrow$ | $\uparrow$ | $\uparrow$ | - |
|  | 0 | 1 | * | * | * | * | * | * | * | * | * |
|  | 1 | 0 | 6800 | $\uparrow$ | $\uparrow$ | E | R/W\# | $\uparrow$ | $\uparrow$ | - | - |
|  | 1 | 1 | MC68K | $\uparrow$ | $\uparrow$ | LDS\# | R/W\# | $\uparrow$ | $\uparrow$ | DTACK\# | $\uparrow$ |
|  | Settings marked with * are inhibited. |  |  |  |  |  |  |  |  |  |  |

Note 3: Normally, CNF2 and CNF3 should be corrected directly to power supply $\mathrm{V}_{\mathrm{DD}}$ or $\mathrm{V}_{\mathrm{SS}}$ to prevent the mixture of noise. Should noise be mixed in, insert a capacitor between the CNF2 and CNF3 lines and $\mathrm{V}_{\text {ss }}$, as close to the IC pins as possible. This will help to effectively eliminate noise.

| $\begin{gathered} \mathrm{AB} 15-\mathrm{AB} 1 \\ \mathrm{AB} 0 \end{gathered}$ | Input, act Normally, nation of | high <br> e MPU <br> \#\# and | ddress <br> R\# sig |  | ected to <br> \#, E, | these pins. The data bus signal is discrim d LDS signals, as listed in the table below. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CMF4 | Input: CNF4 $=0$ selects direct access; CNF4 $=1$ selects indirect access. <Direct access for the 80 -series interface> |  |  |  |  |  |
|  | CNF4 | $\begin{aligned} & \text { AB15 } \\ & -\mathrm{AB} 1 \end{aligned}$ | AB0 | RD\# | WR\# | Function |
|  | 0 | Oor1 | Oor1 | 0 | 1 | Read from command/parameter registers |
|  | 0 | Oor1 | Oor1 | 1 | 0 | Write to command/parameter registers |
|  | *AB15- | 0 are | d as re | ter ad | sses. |  |
|  | <Indirect | cess for | 80-s | es inte | ce> |  |
|  | CNF4 | $\begin{aligned} & \mathrm{AB} 15 \\ & -\mathrm{AB} 1 \end{aligned}$ | AB0 | RD\# | WR\# | Function |
|  | 1 | - | 0 | 0 | 1 | - |
|  | 1 | - | 1 | 0 | 1 | Data (display data and cursor address) read |
|  | 1 | - | 0 | 1 | 0 | Data (display data and parameter) write |
|  | 1 | - | 1 | 1 | 0 | Command write (code only) |



| WAIT\# | This signal forcibly inserts a wait state into the system during data transfer. When this signal is deasserted, data transfer is completed. After data transfer is complete, this signal is left free (placed in high-impedance state). <br> - When the 80 -series MPU is connected Tri-state output, active low (wait state when asserted low) Connect this pin to WAIT\# of the 80 -series MPU. <br> - When the 68 -series MPU is connected Unused. Therefore, leave this pin open. <br> - When the MC68K-series MPU is connected Tri-state output, active low (no wait state when asserted low) This pin serves as the DTACK\# pin of the MC68K-series MPU. |
| :---: | :---: |
| AS\# | - When the 80 -series MPU is connected Unused. Therefore, fix this pin low. <br> - When the 68 -series MPU is connected Unused. Therefore, fix this pin low. <br> - When the MC68K-series MPU is connected Input, active low Connect this pin to the address strobe AS\# pin of the MC68K-series MPU. |
| RESET\# | Input, active low <br> The RESET\# input is used to initially reset the S1D13700 in hardware. |

Note 4: Although this pin is a Schmitt trigger input to prevent the S1D13700 from being inavertently reset by noise, care must be taken when intentionally lowering the power supply voltage.

### 2.2.4 LCD Driver Control Pins

The S1D13700 can directly control both the X and Y drivers based on an enable chain, which is a method of effectively reducing the amount of current consumption needed to drive dot-matrix liquid crystal display elements.

| FPDAT0 - <br> FPDAT3 | Output, active high <br> This 4-bit dot data bus for the X driver (column driver) is connected to the data input pins of the X driver. |
| :---: | :--- |
| FPSHIFT | Output, falling edge triggered <br> This signal causes the dot data bus signals (FPDAT0-FPDAT3) to be stored in the X driver at the signal's <br> falling edge, and thus functions as a shift clock for the internal shift register of the X driver. <br> To reduce power consumption, this clock is turned off until the MPU starts sending data for the next display <br> line after outputting the LP signal. (For details, see Section 5.4.4 "LCD Control Signal Timing <br> Characteristics" on page 93.) |
| XECL | Output, falling edge triggered <br> XECL is a dedicated clock signal for the X drivers cascaded by an enable chain. It causes the enable signal <br> to be successively passed to the next X driver every 16 XSCL periods. |
| FPLINE | Output, falling edge triggered <br> For the liquid crystal display elements to be successively driven, the X driver contains a circuit to latch each <br> output bit of the internal shift register at the falling edge of LP. This signal is output for every display line. |
| MOD | Output <br> This signal provides a one-frame interval for the X and Y drivers to determine the AC drive waveform for <br> the LCD panel. Two types of cyclic signals are output depending on how the System Set command <br> parameters are set. |
| YSCL | Output, active high, rising edge triggered <br> This signal is a clock for the Y driver, and is equivalent to XSCL for the X driver. The Y data signal (YD) is <br> stored in the Y driver at the beginning of a frame, and YSCL is used as an internal shift clock. |
| FPFRAME | Output, active high <br> YD is data for the Y driver, and is a cyclic signal output at the first display line interval of a frame. The <br> electrodes on the common side of liquid crystal display elements are sequentially scanned as the YD signal <br> is sequentially shifted inside the Y driver synchronously with the YSCL signal. |
| YDIS | Output, active high <br> This signal is used to power down the LCD unit and is held high during the display period. |

Note 5: The YDIS signal goes low at a time equivalent to one to two frames after the sleep command is written. When the YDIS signal goes low, all Y driver outputs are forcibly brought to an intermediate level (unselected), thus causing display to turn off. Therefore, to power off the LCD unit, the liquid crystal drive power supply (with relatively large steady-state current) must be turned off at the same time display is turned off by using the YDIS signal.

### 2.2.5 TEST Control Pins

| TESTEN | Input, active high <br> Test-enable input used only for production testing (with type-1 pulldown resistor, 50 ohms typ. at 3.3 V ). |
| :---: | :--- |
| SCANEN | Input, active high <br> Test-enable input used only for production testing (with type-1 pulldown resistor, 50 ohms typ. at 3.3 V ). |

## 3 Commands and Command Registers

### 3.1 Types of Commands (when Indirectly Interfaced)

When indirect mode is selected for the system interface, use commands to set up the display.
The table below lists the types of commands, including the code of each command.


Note 1: As a rule, each command is executed every time a parameter for the command is input to the S1D13700, and completed before the next parameter $(P)$ or command $(C)$ is input. Therefore, the MPU can stop sending parameters in the middle and send the next command. In this case, the parameters that have already been sent are effective and other parameters not input to the S1D13700 retain their original values. However, two-byte parameters are handled as described below.

## Note 1:

1. CSRW and CSRR commands: The parameter is executed one byte at a time. Therefore, the MPU can only alter or check the low-order byte.
2. Commands other than CSRW and CSRR: The parameter is not executed until its second byte is input.

SYSTEM SET
SCROLL
CGRAM ADR
3. Two-byte parameters consist of two bytes of data (as in the case of APL and APH).
4. Because the value of each register after power-on is indeterminate, make sure all command parameters are set.

### 3.2 Command Register Map (when Directly Interfaced)

When direct mode is selected for the system interface, directly access the registers to set up the display.

| Address | Hard <br> Reset | Register name | bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $0 \times 8000$ | $0 \times 10$ | R_P1_- <br> SystemSet | 0 | 0 | IV | 1 | WS | M2 | M1 | M0 |
| $0 \times 8001$ | $0 \times 00$ | R_P2_ <br> SystemSet | WF | 0 | 0 | 0 |  | FX |  |  |


| Address | Hard <br> Reset | Register name | bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $0 \times 8019$ | $0 \times 00$ | r_P1_ <br> CGRAMAdr | SAGL <br> A7 | SAGL <br> A6 | SAGL <br> A5 | SAGL <br> A4 | SAGL <br> A3 | SAGL <br> A2 | SAGL <br> A1 | SAGL <br> A0 |
| $0 \times 801 \mathrm{~A} * 1$ | $0 \times 00$ | r_P2_ <br> CGRAMAdr | SAGH <br> A15 | SAGH <br> A14 | SAGH <br> A13 | SAGH <br> A12 | SAGH <br> A11 | SAGH <br> A10 | SAGH <br> A9 | SAGH <br> A8 |
| $0 \times 801 \mathrm{~B}$ | $0 \times 00$ | r_P1_HdotScr | 0 | 0 | 0 | 0 | 0 | D2 | D1 | D0 |
| $0 \times 801 \mathrm{*} * 3$ | $0 \times 00$ | r_P1_CSRW | CSRL <br> A7 | CSRL <br> A6 | CSRL <br> A5 | CSRL <br> A4 | CSRL <br> A3 | CSRL <br> A2 | CSRL <br> A1 | CSRL <br> A0 |
| $0 \times 801 \mathrm{*3}$ | $0 \times 00$ | r_P2_CSRW | CSRH <br> A15 | CSRH <br> A14 | CSRH <br> A13 | CSRH <br> A12 | CSRH <br> A11 | CSRH <br> A10 | CSRH <br> A9 | CSRH <br> A8 |
| $0 \times 801 \mathrm{*} 3$ | $0 \times 00$ | r_P1_CSRR | CSRL <br> A7 | CSRL <br> A6 | CSRL <br> A5 | CSRL <br> A4 | CSRL <br> A3 | CSRL <br> A2 | CSRL <br> A1 | CSRL <br> A0 |
| $0 \times 801 \mathrm{~F} 3$ | $0 \times 00$ | r_P2_CSRR | CSRH <br> A15 | CSRH <br> A14 | CSRH <br> A13 | CSRH <br> A12 | CSRH <br> A11 | CSRH <br> A10 | CSRH <br> A9 | CSRH <br> A8 |
| $0 \times 8020$ | $0 \times 00$ | r_P1- <br> GrayScale | 0 | 0 | 0 | 0 | 0 | 0 | BPP1 | BPP0 |

*1 To ensure that two bytes are set at the same time, the low-order byte is fixed when the high-order byte is written.
*2 SLEEPIN = 0: Clock enable
Using the internal oscillator circuit causes the oscillator to start oscillating. Using an externally sourced clock causes the clock to propagate to the internal circuits.
The internal timing circuit is released from reset status by writing to any register after setting SLEEPIN $=0$. (Therefore, internal SRAM cannot be accessed until that time.)
*3 CSRW: Write only (00h when read), CSRR: read only (write invalid).
Other registers can be written to or read from (in units of bits).
The following shows the relationship between memory and register maps in the S1D13700.


S1D13700 Memory Mapping (AB15 - AB0)

* The S1D13700 ignores any attempt to access address space 8030h-FFFFh. This address space may be employed as a user area, but because there is no negate output available for the WAIT\# pin of the S1D13700, inhibit access to this address space when not in use.


### 3.3 Command Description

### 3.3.1 Operation Control Commands

## SYSTEM SET

This command and the parameters that follow specify initial reset of the device, set the window size, and the method of connecting with the LCD unit. This command determines the fundamental operation of the S1D13700. Therefore, if this command is incorrectly set, the functions of other commands may not work normally.

| <Indirect mode> |  |  |  |  |  |  |  |  | <Direct mode> |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  | Address | Register name |
| C | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | - | - |
| P1 | 0 | 0 | IV | 1 | WS | M2 | M1 | M0 | 0x8000 | r_P1_SystemSet |
|  |  |  |  |  |  |  |  |  |  | bit5 : IV <br> bit3: WS <br> bit2 : M2 <br> bit1 : M1 <br> bit0 : M0 |
| P2 | WF | 0 | 0 | 0 | 0 |  | FX |  | 0x8001 | r_P2_SystemSet |
|  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { bit7 : WF } \\ & \text { bit2-0 : FX } \end{aligned}$ |
| P3 | 0 | 0 | 0 | 0 |  |  |  |  | $0 \times 8002$ | r_P3_SystemSet |
|  |  |  |  |  |  |  |  |  |  | bit3-0 : FX |
| P4 |  |  |  |  |  |  |  |  | $0 \times 8003$ | r_P4_SystemSet |
|  |  |  |  |  |  |  |  |  |  | bit7-0 : CR |
| P5 |  |  |  | T |  |  |  |  | 0x8004 | r_P5_SystemSet |
|  |  |  |  |  |  |  |  |  |  | bit7-0 :TCR |
| P6 |  |  |  |  |  |  |  |  | 0x8005 | r_P6_SystemSet |
|  |  |  |  |  |  |  |  |  |  | bit7-0: LF |
| P7 |  |  |  |  |  |  |  |  | 0x8006 | r_P7_SystemSet |
|  |  |  |  |  |  |  |  |  |  | bit7-0 : APL |
| P8 |  |  |  |  |  |  |  |  | 0x8007 | r_P8_SystemSet |
|  |  |  |  |  |  |  |  |  |  | bit7-0 : APH |

[^0]
## [Parameter P1]

OM0 Specify the CG ROM to be used for display. Although internal CG ROM can generate 160 discrete character fonts (each consisting of $5 \times 7$ dots as shown in Section 4.4.1 "Character Fonts (Internal CG)" on page 81), internal CG RAM may be used when different character fonts or more characters (up to 256) are needed.

M0 0: Internal CG ROM (160 characters) + internal CG RAM (64 characters)
1: Internal CG RAM (256 characters)
Note: When the CG area is mapped in the display memory space, the memory area available to store display data is reduced by the amount of CG area mapped.
-M1 Selects the CG RAM definition area where the user can define any desired character pattern. The CG RAM code may be selected from the 64 discrete codes assigned in Section 4.4.2 "Character Codes" on page 82.

M1 0: Without bit D6 correction The CG RAM1 and CG RAM2 areas are noncontiguous. Only CG RAM1 is handled as CG RAM, with CG RAM2 handled as CG ROM.

1: With bit D6 correction The CG RAM1 and CG RAM2 areas are contiguous. Both CG RAM1 and RAM2 are handled as CG RAM.
-M2 Select the CG size in the Y direction for more economical use of internal CG RAM. CGs whose sizes in the Y direction are 17 dots or more cannot be handled with the character codes of the S1D13700. In such case, characters may be decomposed into bit images and displayed in graphic display mode of the S1D13700.
M2 $0: 8$ dots
1: 16 dots
The table below summarizes bank configurations by M1, M2, and M3.
Bank configurations

| M2 | M1 | M0 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | Internal <br> ROM | 160 characters ( $5 \times 7 \times 160$ ) | $\begin{aligned} & \hline 10-1 \mathrm{~F} \\ & 20-2 \mathrm{~F} \\ & 30-3 \mathrm{~F} \\ & 40-4 \mathrm{~F} \\ & 50-5 \mathrm{~F} \\ & 60-6 \mathrm{~F} \\ & 70-7 \mathrm{~F} \\ & \mathrm{~A} 0-\mathrm{AF} \\ & \mathrm{~B} 0-\mathrm{BF} \\ & \mathrm{C} 0-\mathrm{CF} \\ & \mathrm{D} 0-\mathrm{DF} \end{aligned}$ | Internal ROM used Without correction $Y$ size $=8$ |
|  |  |  | $\begin{aligned} & \text { External } \\ & \text { RAM } \end{aligned}$ | 64 characters (8x $6 \times 64$ ) | $\begin{aligned} \text { SAG }+\{ & {[80-8 \mathrm{~F}], \text { Row }[2: 0]\} } \\ & {[90-9 \mathrm{~F}] } \\ & {[\mathrm{E} 0-\mathrm{EF}] } \\ & {[\mathrm{F} 0-\mathrm{FF}] } \end{aligned}$ |  |
| 0 | 1 | 0 | Internal ROM | 160 characters ( $5 \times 7 \times 160$ ) | Same as shown above. | Internal ROM used <br> With correction $Y$ size $=8$ |
|  |  |  | $\begin{aligned} & \text { External } \\ & \text { RAM } \end{aligned}$ | 64 characters ( $6 \times 8 \times 64$ ) | $\begin{aligned} \hline \text { SAG }+\left\{\begin{aligned} & {[\mathrm{A} 0-\mathrm{AF}], \text { Row }[2: 0]\} } \\ & {[\mathrm{B} 0-\mathrm{BF}] } \\ & {[\mathrm{C} 0-\mathrm{CF}] } \\ & {[\mathrm{D} 0-\mathrm{DF}] } \end{aligned}\right. \end{aligned}$ |  |


| M2 | M1 | M0 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 0 | Internal <br> ROM | 160 characters ( $5 \times 7 \times 160$ ) | Same as shown above. | Internal ROM used Without correction $Y$ size $=16$ |
|  |  |  | External RAM | 64 characters ( $6 \times 8 \times 64$ ) | $\begin{aligned} \text { SAG+ }\{ & {[80-8 \mathrm{~F}] \text {, Row }[3: 0]\} } \\ & {[90-9 \mathrm{~F}] } \\ & {[\mathrm{E} 0-\mathrm{EF}] } \\ & {[\mathrm{F} 0-\mathrm{FF}] } \end{aligned}$ |  |
|  |  |  | Internal ROM | 160 characters ( $5 \times 7 \times 160$ ) | Same as shown above. | Internal ROM used <br> With correction $Y \text { size }=16$ |
| 1 | 1 | 0 | External RAM | 64 characters ( $6 \times 16 \times 64$ ) | $\begin{aligned} \hline \text { SAG }+\{ & {[\mathrm{A} 0-\mathrm{AF}] \text {, Row }[3: 0]\} } \\ & {[\mathrm{B} 0-\mathrm{BF}] } \\ & {[\mathrm{C} 0-\mathrm{CF}] } \\ & {[\mathrm{D} 0-\mathrm{DF}] } \end{aligned}$ |  |
| 0 | 0 | 1 | External RAM | 256 characters (8x8x256) | F000-F7FF | External RAM Without correction Y size $=8$ |
| 0 | 1 | 1 | External RAM | 256 characters (8x8x256) | F000-F7FF | External RAM With correction Y size $=8$ |
| 1 | 0 | 1 | External RAM | 256 characters (8x $16 \times 256$ ) | F000-FFFF | External RAM <br> Without correction $\mathrm{Y} \text { size }=16$ |
| 1 | 1 | 1 | External RAM | 256 characters (8x $16 \times 256$ ) | F000 - FFFF | External RAM With correction Y size $=16$ |


| M1 = 0 |  |  | M1 = (code [6] converted) |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $00-0 \mathrm{~F}$ | $00000000-00001111$ | Blank | $40-4 \mathrm{~F}$ | $00000000-00001111$ | ROM |
| $10-1 \mathrm{~F}$ | $00010000-00011111$ | ROM | $50-5 \mathrm{~F}$ | $01010000-01011111$ | ROM |
| $20-2 \mathrm{~F}$ | $00100000-00101111$ | ROM | $60-6 \mathrm{~F}$ | $01100000-01101111$ | ROM |
| $30-3 \mathrm{~F}$ | $00110000-00111111$ | ROM | $70-7 \mathrm{~F}$ | $01110000-01111111$ | ROM |
| $40-4 \mathrm{~F}$ | $01000000-01001111$ | ROM | $00-0 \mathrm{~F}$ | $00000000-00001111$ | Blank |
| $50-5 \mathrm{~F}$ | $01010000-01011111$ | ROM | $10-1 \mathrm{~F}$ | $00010000-00011111$ | ROM |
| $60-6 \mathrm{~F}$ | $01100000-01101111$ | ROM | $20-2 \mathrm{~F}$ | $00100000-00101111$ | ROM |
| $70-7 \mathrm{~F}$ | $01110000-01111111$ | ROM | $30-3 \mathrm{~F}$ | $00110000-00111111$ | ROM |
| $80-8 \mathrm{~F}$ | $10000000-10001111$ | RAM | C0 - CF | $11000000-11001111$ | ROM |
| $90-9 \mathrm{~F}$ | $10010000-10011111$ | RAM | D0 - DF | $11010000-11011111$ | ROM |
| A0 - AF | $10100000-10101111$ | ROM | E0 - EF | $11100000-11101111$ | RAM |
| B0 - BF | $10110000-10111111$ | ROM | F0 - FF | $11110000-11111111$ | RAM |
| C0 - CF | $11000000-11001111$ | ROM | $80-8 F$ | $10000000-10001111$ | RAM |
| D0 - DF | $11010000-11011111$ | ROM | $90-9 F$ | $10010000-10011111$ | RAM |
| E0 - EF | $11100000-11101111$ | RAM | A0 - AF | $10100000-10101111$ | ROM |
| F0 - FF | $11110000-11111111$ | RAM | B0 - BF | $10110000-10111111$ | ROM |

*M1: The 6th bit of the character code is automatically converted by hardware. The memory area accessed changes.

OW/S Selects the LCD unit drive method.
W/S 0: Single-screen drive method
1: Dual-screen drive method

Table 3-1 W/S Related Registers

| Parameter | W/S = 0 |  | W/S = 1 |  |
| :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{IV}=1$ | $\mathrm{IV}=0$ | $\mathrm{IV}=1$ | $\mathrm{IV}=0$ |
| C/R | C/R | C/R | C/R | C/R |
| TC/R | TC/R | TC/R | TC/R | TC/R |
| L/F | L/F | L/F | L/F | L/F |
| SL1 | 00H-L/F | $00 \mathrm{H}-\mathrm{L} / \mathrm{F}+1$ | (L/F)/2 | (L/F)/2 |
| SL2 | 00H-L/F | 00H-L/F + 1 | (L/F)/2 | (L/F)/2 |
| SAD1 | First screen block | First screen block | First screen block | First screen block |
| SAD2 | Second screen block | Second screen block | Second screen block | Second screen block |
| SAD3 | Third screen block | Third screen block | Third screen block | Third screen block |
| SAD4 | Invalid | Invalid | Fourth screen block | Fourth screen block |
| Cursor | Successively movable on all screens |  | Upper/lower screen configuration: Successively movable on all screens |  |

Note: 1. For details on how to set C/R and TC/R when using the HDOT SCR command, see Section 4.1.6 "Determining Various Parameters" on page 64.
2. The SL value for $\mathrm{IV}=0$ is the SL value for $\mathrm{IV}=1$ plus 1 .

OIV Corrects the screen origin during inverse display. Normally set IV $=1$.
The most effective way to display characters in inverse video is to use a unique function of the S1D13700 that allows the text screen and graphics back-layered screen to be exclusive OR'd. However, because the character origin is at the upper-left corner of the screen when characters are mapped on the screen by the S1D13700, the uppermost line and leftmost column on the display screen do not have dots to draw the outline of characters, thus making the displayed characters illegible. Therefore, the S1D13700 uses the IV specification and horizontal direction dot scroll function (HDOTSCR command) to shift the origin of the text screen for correction with respect to the graphics back-layered screen, allowing characters to be displayed in inverse video anywhere on the screen. For details, see Section 4.1.7 "Scrolling" on page 65.

IV 0: Uppermost line of screen corrected
1: Uppermost line of screen not corrected


Figure 3-1 Combination of IV and HDOT SCR
Note: If the leftmost column must also be corrected, shift dots in the horizontal direction.

## [Parameter P2]

-FX Defines the size of the character field in the X direction (i.e., size of one character including a space).

| HEX | BIN |  | Number of dots [FX] |
| :---: | :---: | :---: | :---: |
|  | D4 D3 D | D2 D1 D0 |  |
| 00 | 00 | $\begin{array}{llll}0 & 0 & 0\end{array}$ | 1 |
| 01 | 00 | $0 \begin{array}{lll}0 & 0\end{array}$ | 2 |
| - | - - | - - - | - |
| - | - - | - • | - |
| 07 | 00 | $1 \begin{array}{lll}1 & 1\end{array}$ | 8 |

Structure of the character field

1. Because the S1D13700 processes the display data in 8-bit units, if the character font exceeds 8 bits, the text screen must configure one character with two or more display memory addresses as normally practiced. In this case, odd-numbered bits less than a unit of 8 bits are not displayed as shown below. Oddnumbered bits less than a unit of 8 bits are also not displayed on the back-layered screen as shown below.
2. In graphic display mode, the character field must normally be 8 bits long. For other character fields, oddnumbered bits less than a unit of 8 bits are not displayed.


Figure 3-2 Typical relationship between FX/FY and display addresses
In grayscale mode, FX must be fixed to ' 00111 ' ( 8 dots).

OWF Specifies the AC drive method of the liquid crystal.
WF 0: Line inversion drive method
1: Two-frame AC drive method (method B)
The two-frame AC drive method is an AC drive method in which the half period of the WF signal constitutes a one-frame interval. Normally, set WF $=1$.

The line inversion drive method is a modified AC drive method in which the WF signal has its waveform inverted every 16 Y lines.

Note: Although the LCD may look better when WF is set to 0 , stripes in the $X$ direction will appear when the LCD drive voltage is high or viewing angle large.

## [Parameter P3]

-FY Defines the size of the character field in the $Y$ direction.

| HEX | BIN | Number of dots [FX] |
| :---: | :---: | :---: |
|  | D3 D2 D1 D0 |  |
| 00 | $\begin{array}{llll}0 & 0 & 0 & 0\end{array}$ | 1 |
| 01 | $\begin{array}{lllll}0 & 0 & 0 & 1\end{array}$ | 2 |
| - | - • - | - |
| 07 | $\begin{array}{llll}0 & 1 & 1 & 1\end{array}$ | 8 |
| - | - - . - | . |
| 0E | $\begin{array}{llll}1 & 1 & 1 & 0\end{array}$ | 15 |
| 0F | $\begin{array}{llll}1 & 1 & 1 & 1\end{array}$ | 16 |

## [Parameter P4]

C/R Defines the display interval in the X direction by indicating the number of display characters counted in address units, as described in the section on parameter FX. When $[F X]=10$ dots, for example, two memory addresses are counted per character. For details on how to calculate the [C/R] value, see Section 4.1.6 "Determining Various Parameters" on page 64. The value set for this parameter cannot be greater than the calculated $[C / R]$ value, but can be equal to or less than the calculated $[C / R]$ value. In that case, excess display sections are left blank.


Note: 1. Make sure the number of dots in excess display sections is within 64.
2. For grayscale to be set to 2 Bpp or 4 Bpp , the set value of CR must be increased.
CR (bytes) $=\left[(\text { Panel Width) /8pixel character }]^{*} B p p\right.$

## [Parameter P5]

TC/R The condition $[T C / R] \geq[C / R]+4$ must always be met.
To minimize the amount of current consumed by the S1D13700 and LCD unit for a given display capacity, the S1D13700's oscillation frequency (fosc) must be adjusted. Moreover, because the one-frame time $\left(1 / \mathrm{f}_{\mathrm{FR}}\right)$ must be made constant to prevent flicker, define [TC/R] according to the equation to calculate [TC/R] as described in Chapter 4 and adjust the S1D13700's divide-by-n ratio.


## [Parameter P6]

OL/F Defines the display interval in the Y direction by indicating the number of display lines per screen.

| HEX | BIN |  |  |  |  |  |  | $\begin{array}{c}\text { Number of lines } \\ \text { per screen }\end{array}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D7 | D6 | D5 | D4 | D3 | D2 | D1 |  |$)$

Note: When $W / S=1,[L / F]$ must be defined as an even number because dual-screen display is assumed.

## [Parameters P7, P8]

-AP Defines the number of memory addresses in the X direction of a virtual screen.

|  | B7 | D6 | D5 | D4 | D3 | D2 | D1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| APL | AP7 | AP6 | AP5 | AP4 | AP3 | AP2 | AP1 | AP0 |
| APH | AP15 | AP14 | AP13 | AP12 | AP11 | AP10 | AP9 | AP8 |


| HEX |  | Number of memory addresses per line [AP] |
| :---: | :---: | :---: |
| APH | APL |  |
| 00 | 00 | 0 |
| 00 | 01 | 1 |
| -• | -• | - |
| 00 | 50 | 80 |
| -• | . - | - |
| - - | - - | - |
| F F | F E | $2^{16-2}$ |
| F F | F F | $2^{16}-1$ |



## SLEEP IN

When this command is input, the S1D13700 blanks the display for at least a one-frame period, then stops all internal operations including clock oscillation before entering sleep mode. At this time, the LCD unit sends OFF data to the X driver while simultaneously sending the YDIS signal to the Y driver to turn the bias voltage off. Therefore, in no case will unexpected display remain on the screen when the liquid crystal is powered off by the YDIS signal.

In sleep mode, the S1D13700 registers retain the original state before entering sleep mode. Moreover, the display memory control pins are fixed high or low to maintain the integrity of data stored in display memory.

To restore the S1D13700 from sleep mode, write the command and one parameter (P1) of the SYSTEM SET to the S1D13700 once to immediately wake up the S1D13700. In direct interface mode, the S1D13700 can be restored from sleep mode by clearing the SleepIn bit. However, display memory cannot be accessed immediately after exiting sleep mode. The display RAM space ( $0000 \mathrm{~h}-7 \mathrm{FFFh}$ ) can be accessed by first accessing any other register once. To restore display, execute the DISP ON command immediately after exiting sleep mode.

Regardless of whether the S1D13700 is directly or indirectly interfaced, the entire screen must be set to the ON state before entering sleep mode. When in indirect interface mode, issue the DISP ON command. When in direct interface mode, set the DispOn bit to 1 before entering sleep mode.
<Indirect mode>

| MSB |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| C | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 |

<Direct mode>
Address
Register name
$0 \times 8008$
r_Sleepln
bit0 : SleepIn

Note: 1. The YDIS signal goes low at a time equivalent to one to two frames after the sleep command is written. When the YDIS signal goes low, all Y driver outputs are forcibly brought to an inter-
mediate level (unselected), causing display to turn off. Therefore, for the LCD unit to be powered down, the liquid crystal drive power supply (with relatively large steady-state current) must be turned off at the same time display is turned off by using the YDIS signal.
2. If the drive power supply of the liquid crystal remains on in sleep mode, a DC component may be applied to the LCD panel because all internal operations of the S1D13700 have been stopped in that mode. When priority is placed on reliability, however, the liquid crystal drive power supply must be turned off before writing the sleep command to prevent DC components from being applied to the LCD panel.
3. Although the bus is placed in the high-impedance state during sleep mode, some voltage may be supplied to the bus line for a bus with pull-up/pull-down resistors.

### 3.3.2 Display Control Commands

## DISP ON/OFF

This command turns display of the entire screen on or off.
The parameters that follow this command turn the cursor and each layered screen on or off individually, and select the cursor blink rate and screen flashing rate. Setting a blink rate and flashing rate makes area flashing possible (i.e., flashing one entire line) instead of flashing just one character by means of cursor display.
<Indirect mode>

| MSB |  |  |  |  |  |  |  | LSB |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| C | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 |
| P1 | FP5 | FP4 | FP3 | FP2 | FP1 | FP0 | FC1 | FC0 |

<Direct mode>

| Address | Register name |
| :--- | :--- |
| 0x8009 | r_DispOnOff <br> bit0 : DispOn |
| 0x800A | r_P1_DispOnOff |

bit7-2 : FP5-FP0 bit1-0 : FC1-FC0

- C

D 0: Disables entire screen display.
1: Restores entire screen display.
Note: Parameter D (to disable entire screen display) has priority over parameter FP.
Note: When the entire screen display is disabled ( $D=0$ ), power to the panel is off (YDIS $=0$ level) and the panel timing signal is off.

## [Parameter P1]

-FC Selects turning the cursor on or off and defines a blink rate.

| FC1, FC0 |  | Cursor display |  |
| :---: | :---: | :--- | :--- |
| 0 | 0 | OFF (blank) |  |
|  | 1 |  | Blinking off |
| 1 | 0 | ON | Blink at fFR/32 Hz (approx. 2 Hz) |
| 1 | 1 |  | Blink at fFR/64 Hz (approx. 1 Hz) |

Cusor blink on/off ratio
$\mathrm{ON}: \mathrm{OFF}=7: 3$
Note: As the MWRITE command always enables the cursor, the cursor position can be checked, even when performing consecutive writes to display memory while the cursor is flashing.

Note: To display the cursor in direct interface mode, read or write data to the frame buffer. This action causes the cursor to move automatically to that position.

## -FP

| FP1, FP0 <br> FP3, FP2 <br> FP5, FP4 | First screen block (SAD1) Second screen block (SAD2, SAD4) Note Third screen block (SAD3) |  |
| :---: | :---: | :---: |
| 00 | Screen display off (blank) |  |
| $\begin{array}{ll}0 & 1 \\ 1 & 0 \\ 1 & 1\end{array}$ | Display on | Screen flashing off <br> Flash at $\mathrm{fFR} / 32 \mathrm{~Hz}$ (approx. 2 Hz ) <br> Flash at fFR/4 Hz (approx. 15 Hz ) |

Screen flashing on/off ratio
$\mathrm{ON}: \mathrm{OFF}=7: 3$
Note: Although SAD4 is assumed when W/S = 1, the screens specified by SAD2 and SAD4 cannot be made to flash independently of each other due to simultaneous control by parameters FP2 and FP3.

## SCROLL

Defines the scroll start address (SAD) and number of lines per block to be scrolled (SL). Parameters P1 through P10 can be omitted when not required. However, the parameters must be set sequentially as shown below.

| <Indirect mode> |  |  |  |  |  |  |  | <Direct mode> |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D7 | D6 | D5 | D4 | D3 | D2 | D1 D0 ${ }^{\text {LSB }}$ |  | Address | Register name |
| C | 0 | 1 | 0 | 0 | 0 | 1 | 00 |  | - | - |
| P1 | A7 | A6 | A5 | A4 | A3 | A2 | A1 A0 |  | 0x800B | r_P1_Scroll |
|  |  |  |  |  |  |  | (SAD1L) |  |  | bit7-0 : A7-A0 |
| P2 | A15 | A14 | A13 | A12 | A11 | A10 | A9 A8 |  | 0x800C | r_P2_Scroll |
|  |  |  |  |  |  |  | (SAD1H) |  |  | bit7-0 : A15-A8 |
| P3 | L7 | L6 | L5 | L4 | L3 | L2 | L1 L0 |  | 0x800D | r_P3_Scroll |
|  |  |  |  |  |  |  | (SL1) |  |  | bit7-0 : L7-L0 |
| P4 | A7 | A6 | A5 | A4 | A3 | A2 | A1 A0 |  | 0x800E | r_P4_Scroll |
|  |  |  |  |  |  |  | (SAD2L) |  |  | bit7-0 : A7-A0 |
| P5 | A15 | A14 | A13 | A12 | A11 | A10 | A9 A8 |  | 0x800F | r_P5_Scroll |
|  |  |  |  |  |  |  | (SAD2H) |  |  | bit7-0 : A15-A8 |
| P6 | L7 | L6 | L5 | L4 | L3 | L2 | L1 L0 |  | $0 \times 8010$ | r_P6_Scroll |
|  |  |  |  |  |  |  | (SL2) |  |  | bit7-0 : L7-L0 |
| P7 | A7 | A6 | A5 | A4 | A3 | A2 | A1 A0 |  | $0 \times 8011$ | r_P7_Scroll |
|  |  |  |  |  |  |  | (SAD3L) |  |  | bit7-0 : A7-A0 |
| P8 | A15 | A14 | A13 | A12 | A11 | A10 | A9 A8 |  | $0 \times 8012$ | r_P8_Scroll |
|  |  |  |  |  |  |  | (SAD3H) |  |  | bit7-0 : A15-A8 |
| P9 | A7 | A6 | A5 | A4 | A3 | A2 | A1 A0 | Note | $0 \times 8013$ | r_P9_Scroll |
|  |  |  |  |  |  |  | (SAD4L) |  |  | bit7-0 : A7-A0 |
| P10 | A15 | A14 | A13 | A12 | A11 | A10 | A9 A8 |  | $0 \times 8014$ | r_P10_Scroll |
|  |  |  |  |  |  |  | (SAD4H) | Note |  | bit7-0 : A15-A8 |

Note: Parameters P9 and P10 must be set only when the dual-screen drive method (W/S = 1) and two-layered configuration are selected. SAD4 defines the fourth screen block display start address.


The next page shows the relationship between display modes and SAD and SL.

## [Display modes]



|  |  | First layer <br> SAD1 <br> SL1 | Second layerSAD2SL2 |  |
| :---: | :---: | :---: | :---: | :---: |
|  | First screen block Second screen block |  |  |  |
| $\begin{gathered} 0 \\ 0 \\ 01 \end{gathered}$ | Third screen block (split) | SAD3 Note 1 |  |  |
|  | When not using split screens, set both SL1 and SL2 to L/F +1 . <br> <Example of screen configuration> <br> Note 3 |  |  |  |


|  |  | First layer |  | Second layer |
| :---: | :---: | :---: | :---: | :---: |
|  | First screen block Second screen block | $\begin{gathered} \hline \text { SAD1 } \\ \text { SL1 } \end{gathered}$ | $\begin{gathered} \hline \text { SAD2 } \\ \text { SL2 } \end{gathered}$ |  |
|  | Third screen block (split) | SAD3 Note 1 |  |  |
| $\begin{gathered} 0 \\ 0 \\ 10 \end{gathered}$ | When not using split screens, set both SL1 and SL2 to L/F +1 . <br> <Example of screen configuration> <br> Note 3 |  |  |  |





|  |  | First layer |  | Second layer |
| :---: | :---: | :---: | :---: | :---: |
|  | Upper screen | $\begin{gathered} \hline \text { SAD1 } \\ \text { SL1 } \end{gathered}$ |  | $\begin{gathered} \hline \text { SAD2 } \\ \text { SL2 } \end{gathered}$ |
|  | Lower screen | SAD3 Note 2 |  | SAD4 Note 2 |
| 1 0 01 | <Example of screen configuration> <br> Note 3 |  |  |  |


|  |  | First layer |  | Second layer |
| :---: | :---: | :---: | :---: | :---: |
|  | Upper screen | $\begin{gathered} \text { SAD1 } \\ \text { SL1 } \end{gathered}$ |  | $\begin{gathered} \hline \text { SAD2 } \\ \text { SL2 } \end{gathered}$ |
| $\begin{gathered} 1 \\ 0 \\ 10 \end{gathered}$ | Lower screen | SAD3 Note 2 |  | SAD4 Note 2 |
|  | <Example of screen configuration> Note 3 |  |  |  |


| $\begin{gathered} \text { W/S } \\ \text { OV } \\ \text { DM2, } 1 \end{gathered}$ |  | First layer |  | Second layer |
| :---: | :---: | :---: | :---: | :---: |
|  | Upper screen | $\begin{gathered} \hline \text { SAD1 } \\ \text { SL1 } \end{gathered}$ |  | $\begin{gathered} \hline \text { SAD2 } \\ \text { SL2 } \end{gathered}$ |
| $\begin{gathered} 1 \\ 0 \\ 11 \end{gathered}$ | Lower screen | SAD3 Note 2 |  | SAD4 Note 2 |
|  | <Example of screen configuration> <br> Note 3 $\begin{array}{r} \text { SAD2 } \\ \text { SAD1 } \longrightarrow \\ \text { SL1 } \end{array}$ |  | First screen block (graphics) | - G2 |



Note 1: SAD3 is added to SL1 or SL2 (whichever has the fewest lines).
Note 2: Parameters corresponding to SL3 and SL4 are determined by L/F, and thus need not be set.

Note 3: When $W / S=1$, the differences between $S L 1$ and $(L / F) / 2$ and between SL2 and (L/F) / 2 are blanked.


| No. | WS | OV | DM2 | DM1 | Panel | Layer | (block3,block1) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| 1 | 0 | 0 | 0 | 0 | Single | 2 | (char, char) |
| 2 | 0 | 0 | 0 | 1 | Single | 2 | (char, graph) |
| 3 | 0 | 0 | 1 | 0 | Single | 2 | (graph, char) |
| 4 | 0 | 0 | 1 | 1 | Single | 2 | (graph, graph) |
| 5 | 0 | 1 | 0 | 0 | Single | 2 | $\uparrow$ No.1 |
| 6 | 0 | 1 | 0 | 1 | Single | 2 | $\uparrow$ No.2 |
| 7 | 0 | 1 | 1 | 0 | Single | 2 | $\uparrow$ No.3 |
| 8 | 0 | 1 | 1 | 1 | Single | 3 | (graph, graph,graph) |
| 9 | 1 | 0 | 0 | 0 | Dual | 2 | (char, char) |
| 10 | 1 | 0 | 0 | 1 | Dual | 2 | (char, graph) |
| 11 | 1 | 0 | 1 | 0 | Dual | 2 | (graph, char) |
| 12 | 1 | 0 | 1 | 1 | Dual | 2 | (graph, graph) |
| 13 | 1 | 1 | 0 | 0 | Dual | 2 | $\uparrow$ No.9 |
| 14 | 1 | 1 | 0 | 1 | Dual | 2 | $\uparrow$ No.10 |
| 15 | 1 | 1 | 1 | 0 | Dual | 2 | $\uparrow$ No.11 |
| 16 | 1 | 1 | 1 | 1 | Dual | 2 | $\uparrow$ No.12 |

## CSRFORM

Defines the size and shape of the cursor displayed.
Although the cursor is normally used in text display mode, the S1D13700 can also display the cursor in graphic display mode to display kanji and other special characters.

| <Indirect mode> |  |  |  |  |  |  |  |  | <Direct mode> |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MSB |  | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Address | Register name |
| C | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | - | - |
| P1 | 0 | 0 | 0 | 0 | X3 | X2 | X1 | X0 | $0 \times 8015$ | r_P1_CsrForm |
|  |  |  |  |  |  |  |  |  |  | bit3-0 : CRX3-CRX0 |
| P2 | CM | 0 | 0 | 0 | Y3 | Y2 | Y1 | Yo | $0 \times 8016$ | r_P2_CsrForm |
|  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { bit7 : CM } \\ & \text { bit3-0 : CRX3-CRX0 } \end{aligned}$ |

## [Parameter P1]

-CRX Defines the size of the cursor in the $X$ direction by the number of dots counted from the character origin. Always make sure that $\mathrm{CRX} \leq \mathrm{FX}$.

| HEX | BIN | Number of dots [CRX] |
| :---: | :---: | :---: |
|  | X3 X2 X1 X0 |  |
| 0 | $\begin{array}{llll}0 & 0 & 0 & 0\end{array}$ | 1 |
| 1 | 0 | 2 |
| - | - • - | - |
| 4 | 0 1 100 | 5 |
| - | - • - | - |
| E | $\begin{array}{llll}1 & 1 & 1 & 0\end{array}$ | 15 |
| F | $\begin{array}{llll}1 & 1 & 1 & 1\end{array}$ | 16 |

## [Parameter P2]

-CRY Defines the display line position of an underscored cursor in a character field by the number of dots counted from the character origin, or the size of a block cursor in the Y direction by the number of dots counted from the character origin.

-CM Defines the cursor shape.
CM 0: Underscore cursor
1: Block cursor
The S1D13700 allows CM to be set to either 0 or 1 on
 the graphic display screen. If CRY < FY when CM is set to 1 on the text display screen, the set value of FY has priority.

## CSRDIR

-C Specifies the direction in which the cursor address counter is automatically shifted. When horizontal screen movement is specified, the cursor address is shifted -1 or +1 by the S1D13700 internal arithmetic/logic circuit. When vertical screen movement is specified, the cursor address is made to jump as many as the number of memory addresses defined by the address pitch (AP). Therefore, when accessing display memory successively in a given direction, it is only necessary to set the start address first. Then the cursor address need not be set by the MPU from the next data on.
<Indirect mode> <Direct mode>

Address Register name
$0 \times 8017 \quad$ r_P1_CsrDir
bit1-0 : CD1-CD2

| HEX | BIN |  | Shift direction |
| :---: | :---: | :---: | :---: |
|  | CD1 | CD2 |  |
| 4C | 0 | 0 | Right |
| 4D | 0 | 1 | Left |
| 4E | 1 | 0 | Up |
| 4F | 1 | 1 | Down |



Note: Because the cursor moves in address units even if FX $\geq 9$, the cursor address must be preset for movement in character units. (See Section 4.1.4 "Cursor" on page 61.

## OVLAY

-C Specifies the method of composing layered screens and text or graphic display mode for each screen.

```
<Indirect mode> <Direct mode>
```

|  | B | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Address | Register name |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| C | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | - | - |
| P1 | 0 | 0 | 0 | OV | DM2 | DM1 | MX1 | MXO | 0x8018 | r_P1_OvLay |

## [Parameter P1]

-MX0 Specifies the method of composing layered screens.
OMX1 Selects the method of screen composition from OR, AND, Exclusive OR, and Prioritized OR as listed in the table below. Because screens are composed in units of layers, different composition methods cannot be used for individual screen blocks, even if a layer is divided into two screen blocks.

Prioritized OR is the same as simple OR unless the flashing of individual screens is used in combination with it.

| MX1 | MX0 |  | Composition method | Application example |
| :---: | :---: | :--- | :--- | :--- |
| 0 | 0 | $\mathrm{~L} 1 \cup \mathrm{~L} 2 \cup \mathrm{~L} 3$ | Simple overlay (OR) | Underlining, rules, mixed text, and graphic <br> display |
| 0 | 1 | $(\mathrm{~L} 1 \oplus \mathrm{~L} 2) \cup \mathrm{L} 3$ | Black \& white reverse overlay <br> (EOR) | Characters in inverse video, area flashing, <br> underlining |
| 1 | 0 | $(\mathrm{~L} 1 \cap \mathrm{~L} 2) \cup \mathrm{L} 3$ | Selective overlay (AND) | Simple animation, three-dimensional <br> appearance |
| 1 | 1 | $\mathrm{~L} 1>\mathrm{L} 2>\mathrm{L} 3$ | Prioritized overlay <br> (As in Figure 3-4) |  |

Note: L1: First layer (text or graphics)
L2: Second layer (graphics only)
L3: Third layer (graphics only)


Figure 3-3 Example of screen compositions
Note: L1: Not flashing
L2: Flashing at 17 Hz (as specified by DISP ON/OFF command)
L3: Flashing at 2 Hz

The table below shows the relationship between L and FP when $\mathrm{MX}=11 \mathrm{~b}$.


Figure 3-4 Prioritized overlay

| Layered | MX[1:0] | FP[5:0] | Flash | Blank-off |  |  |  | Layered | MX[1:0] | FP[5:0] | Flash | Blank-off |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 3 | 11 | 000000 | x | - | - | - | L1 \| L2 |L3 | 2 | 11 | 000000 | x | - | - | - | L1 \| L2 |
| 3 |  | 000001 | x | - | - | L1 | L1 \|L2 |L3 | 2 |  | 000001 | x | - | - | L1 | L1 \| L2 |
| 3 |  | 000010 | O | - | - | L1 | L1 | 2 |  | 000010 | O | - | - | L1 | L1 |
| 3 |  | 000011 | O | - | - | L1 | L1 | 2 |  | 000011 | O | - | - | L1 | L1 |
| 3 |  | 000100 | x | - | L2 | - | L1 \| L2 |L3 | 2 |  | 000100 | x | - | L2 | - | L1 \| L2 |
| 3 |  | 000101 | x | - | L2 | L1 | L1 \|L2 |L3 | 2 |  | 000101 | x | - | L2 | L1 | L1 \| L2 |
| 3 |  | 000110 | O | - | L2 | L1 | L1 | 2 |  | 000110 | O | - | L2 | L1 | L1 |
| 3 |  | 000111 | O | - | L2 | L1 | L1 | 2 |  | 000111 | O | - | L2 | L1 | L1 |
| 3 |  | 001000 | O | - | L2 | - | L2 | 2 |  | 001000 | O | - | L2 | - | L2 |
| 3 |  | 001001 | O | - | L2 | L1 | L1 | 2 |  | 001001 | O | - | L2 | L1 | L1 |
| 3 |  | 001010 | O | - | L2 | L1 | L1 | 2 |  | 001010 | O | - | L2 | L1 | L1 |
| 3 |  | 001011 | O | - | L2 | L1 | L1 | 2 |  | 001011 | O | - | L2 | L1 | L1 |
| 3 |  | 001100 | O | - | L2 | - | L2 | 2 |  | 001100 | O | - | L2 | - | L2 |
| 3 |  | 001101 | O | - | L2 | L1 | L1 | 2 |  | 001101 | O | - | L2 | L1 | L1 |
| 3 |  | 001110 | O | - | L2 | L1 | L1 | 2 |  | 001110 | O | - | L2 | L1 | L1 |
| 3 |  | 001111 | O | - | L2 | L1 | L1 | 2 |  | 001111 | O | - | L2 | L1 | L1 |
| 3 |  | 010000 | x | L3 | - | - | L1 \|L2 |L3 | 2 |  | 010000 | x | - | - | - | L1 \| L2 |
| 3 |  | 010001 | x | L3 | - | L1 | L1 \| L2 |L3 | 2 |  | 010001 | x | - | - | L1 | L1 \| L2 |
| 3 |  | 010010 | O | L3 | - | L1 | L1 | 2 |  | 010010 | O | - | - | L1 | L1 |


| Layered | MX[1:0] | FP[5:0] | Flash |  | ank-o |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 3 |  | 010011 | O | L3 | - | L1 | L1 |
| 3 |  | 010100 | x | L3 | L2 | - | L1 \| L2 |L3 |
| 3 |  | 010101 | x | L3 | L2 | L1 | L1\|L2|L3 |
| 3 |  | 010110 | O | L3 | L2 | L1 | L1 |
| 3 |  | 010111 | O | L3 | L2 | L1 | L1 |
| 3 |  | 011000 | O | L3 | L2 | - | L2 |
| 3 |  | 011001 | O | L3 | L2 | L1 | L1 |
| 3 |  | 011010 | O | L3 | L2 | L1 | L1 |
| 3 |  | 011011 | O | L3 | L2 | L1 | L1 |
| 3 |  | 011100 | O | L3 | L2 | - | L2 |
| 3 |  | 011101 | O | L3 | L2 | L1 | L1 |
| 3 |  | 011110 | O | L3 | L2 | L1 | L1 |
| 3 |  | 011111 | O | L3 | L2 | L1 | L1 |
| 3 |  | 100000 | O | L3 | - | - | L3 |
| 3 |  | 100001 | O | L3 | - | L1 | L1 |
| 3 |  | 100010 | O | L3 | - | L1 | L1 |
| 3 |  | 100011 | O | L3 | - | L1 | L1 |
| 3 |  | 100100 | O | L3 | L2 | - | L2 |
| 3 |  | 100101 | O | L3 | L2 | L1 | L1 |
| 3 |  | 100110 | O | L3 | L2 | L1 | L1 |
| 3 |  | 100111 | O | L3 | L2 | L1 | L1 |
| 3 |  | 101000 | O | L3 | L2 | - | L2 |
| 3 |  | 101001 | O | L3 | L2 | L1 | L1 |
| 3 |  | 101010 | O | L3 | L2 | L1 | L1 |
| 3 |  | 101011 | O | L3 | L2 | L1 | L1 |
| 3 |  | 101100 | O | L3 | L2 | - | L2 |
| 3 |  | 101101 | O | L3 | L2 | L1 | L1 |
| 3 |  | 101110 | O | L3 | L2 | L1 | L1 |
| 3 |  | 101111 | O | L3 | L2 | L1 | L1 |
| 3 |  | 110000 | O | L3 | - | - | L3 |
| 3 |  | 110001 | O | L3 | - | L1 | L1 |
| 3 |  | 110010 | O | L3 | - | L1 | L1 |
| 3 |  | 110011 | O | L3 | - | L1 | L1 |
| 3 |  | 110100 | O | L3 | L2 | - | L2 |
| 3 |  | 110101 | O | L3 | L2 | L1 | L1 |
| 3 |  | 110110 | O | L3 | L2 | L1 | L1 |
| 3 |  | 110111 | O | L3 | L2 | L1 | L1 |
| 3 |  | 111000 | O | L3 | L2 | - | L2 |
| 3 |  | 111001 | O | L3 | L2 | L1 | L1 |
| 3 |  | 111010 | O | L3 | L2 | L1 | L1 |
| 3 |  | 111011 | O | L3 | L2 | L1 | L1 |
| 3 |  | 111100 | O | L3 | L2 | - | L2 |
| 3 |  | 111101 | O | L3 | L2 | L1 | L1 |
| 3 |  | 111110 | O | L3 | L2 | L1 | L1 |
| 3 |  | 111111 | O | L3 | L2 | L1 | L1 |


| Layered | MX[1:0] | FP[5:0] | Flash | Blank-off |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2 |  | 010011 | O | - | - | L1 | L1 |
| 2 |  | 010100 | x | - | L2 | - | L1 \| L2 |
| 2 |  | 010101 | x | - | L2 | L1 | L1 \| L2 |
| 2 |  | 010110 | O | - | L2 | L1 | L1 |
| 2 |  | 010111 | O | - | L2 | L1 | L1 |
| 2 |  | 011000 | O | - | L2 | - | L2 |
| 2 |  | 011001 | O | - | L2 | L1 | L1 |
| 2 |  | 011010 | O | - | L2 | L1 | L1 |
| 2 |  | 011011 | O | - | L2 | L1 | L1 |
| 2 |  | 011100 | O | - | L2 | - | L2 |
| 2 |  | 011101 | O | - | L2 | L1 | L1 |
| 2 |  | 011110 | O | - | L2 | L1 | L1 |
| 2 |  | 011111 | O | - | L2 | L1 | L1 |
| 2 |  | 100000 | O | - | - | - | 00 |
| 2 |  | 100001 | O | - | - | L1 | L1 |
| 2 |  | 100010 | O | - | - | L1 | L1 |
| 2 |  | 100011 | O | - | - | L1 | L1 |
| 2 |  | 100100 | O | - | L2 | - | L2 |
| 2 |  | 100101 | O | - | L2 | L1 | L1 |
| 2 |  | 100110 | O | - | L2 | L1 | L1 |
| 2 |  | 100111 | O | - | L2 | L1 | L1 |
| 2 |  | 101000 | O | - | L2 | - | L2 |
| 2 |  | 101001 | O | - | L2 | L1 | L1 |
| 2 |  | 101010 | O | - | L2 | L1 | L1 |
| 2 |  | 101011 | O | - | L2 | L1 | L1 |
| 2 |  | 101100 | O | - | L2 | - | L2 |
| 2 |  | 101101 | O | - | L2 | L1 | L1 |
| 2 |  | 101110 | O | - | L2 | L1 | L1 |
| 2 |  | 101111 | O | - | L2 | L1 | L1 |
| 2 |  | 110000 | O | - | - | - | 00 |
| 2 |  | 110001 | O | - | - | L1 | L1 |
| 2 |  | 110010 | O | - | - | L1 | L1 |
| 2 |  | 110011 | O | - | - | L1 | L1 |
| 2 |  | 110100 | O | - | L2 | - | L2 |
| 2 |  | 110101 | O | - | L2 | L1 | L1 |
| 2 |  | 110110 | O | - | L2 | L1 | L1 |
| 2 |  | 110111 | O | - | L2 | L1 | L1 |
| 2 |  | 111000 | O | - | L2 | - | L2 |
| 2 |  | 111001 | O | - | L2 | L1 | L1 |
| 2 |  | 111010 | O | - | L2 | L1 | L1 |
| 2 |  | 111011 | O | - | L2 | L1 | L1 |
| 2 |  | 111100 | O | - | L2 | - | L2 |
| 2 |  | 111101 | O | - | L2 | L1 | L1 |
| 2 |  | 111110 | O | - | L2 | L1 | L1 |
| 2 |  | 111111 | O | - | L2 | L1 | L1 |

ODM1 Specifies the display mode of the first screen block.
-DM2 Specifies the display mode of the third screen block.
DM1 (block1) 0: Text mode
1: Graphic mode
DM2 (block3) 0: Text mode
1: Graphic mode
Note: The second and fourth screen blocks are limited to graphics mode.
OOV Specifies a two-layer or three-layer composition in graphics mode.
OV 0: Tow-layer composition
1: Three-layer composition
Note: Set OV = 0 for mixed text and graphics mode. When three-layer composition is specified, both the first and third screen blocks should be set to the graphics mode. (OV, DM2, DM1) $=(1,1,1)$

## CGRAM ADR

-C Defines the offset address of CG RAM in the display memory space.

| <Indirect mode> |  |  |  |  |  |  |  |  | <Direct mode> |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | D6 | D5 | D4 | D3 | D2 | D1 | $D^{\text {LSB }}$ | Address | Register name |
| C | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | - | - |
| P1 | A7 | A6 | A5 | A4 | A3 | A2 | A1 | A0 | $0 \times 8019$ | r_P1_CGRAMAdr |
|  |  |  |  |  | (SAGL) |  |  |  |  | bit7-0 : A7-A0 |
| P2 | * | A14 | A13 | A12 | A11 | A10 | A9 | A8 | 0x801A | r_P2_CGRAMAdr |
|  |  |  |  |  |  |  |  | AGH) |  | bit7-0 : A15-A8 |

Note: For details on how to define CG RAM, see Section 4.1.2 "Character Generator (CG)" on page 47.

## HDOT SCR

Although the screen can be scrolled left or right only in units of characters using the SCROLL command alone, the combined use of this command allows the screen to be scrolled in units of dots. The scrolling on individual layers, however, cannot be controlled.

This command defines the number of dots to be shifted from the character origin.
<Indirect mode>
MSB <Direct mode>
Address Register name
C

P1

| 0 | 0 | 0 | 0 | 0 | D2 | D1 | D0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

0x801B
r_P1_HDotScr
bit2-0 : D2-D0

## [Parameter P1]

OD0 - D2 The C/R value must be set to one more than the number of display characters before using HDOT SCR to scroll the screen in units of dots. Smooth scrolling (dotwise scrolling) is possible when the MPU resends the HDOT SCR command to the S1D13700 at given time intervals for setting the number of dots to be shifted from the character origin.

| HEX | BIN | Number of dots to be shifted |
| :---: | :---: | :---: |
|  | D2 D1 D0 |  |
| 00 | 000 | 0 |
| 01 | $0 \quad 0 \quad 1$ | 1 |
| 02 | $0 \quad 10$ | 2 |
| - | - • - | - |
| - | - • - | - |
| 06 | 110 | 6 |
| 07 | 111 | 7 |



Note: See Section 4.1.7 "Scrolling" on page 65, for more information about this function.

## GRAY SCALE

This command sets up grayscale display mode.

| <Indirect mode> |  |  |  |  |  |  |  |  | <Direct mode> |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  | LSB | Address | Register name |
|  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |  |
| C | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | - | - |
| P1 | 0 | 0 | 0 | 0 | 0 | 0 | D1 | D0 | 0x8020 | r_P1_GrayScale |

## [Parameter P1]

OD0 - D1 Specify the depth of grayscale.

| HEX | BIN |  | Grayscale depth |
| :---: | :---: | :---: | :---: |
|  | D2 | D1 |  |
| 00 | 0 | 0 | 1 bpp |
| 01 | 0 | 1 | 2 bpp |
| 02 | 1 | 0 | 4 bpp |
| 03 | 1 | 1 | reserved |

Note: For grayscale display, text and graphic mode overlays are inhibited.

### 3.3.3 Drawing Control Commands

## CSRW

-C This command is used to write the cursor address to the cursor register. Because the S1D13700 has only one address input bit, only two addresses in the address space of the MPU can be specified at a time. Therefore, the MPU cannot directly access display memory. To compensate for this inconvenience, the S1D13700 has a 16-bit cursor register that serves the purpose of MPU addresses.
<Indirect mode>


The cursor address is set in the S1D13700 before display memory (VRAM, CG RAM, or CG ROM) is automatically accessed. If this address is not set, display starts from the address set last or an automatically shifted address. (The cursor address register can only be modified by other than the CSRW command by executing a memory control command.)

The cursor address is not affected by scrolling display because it is managed by the absolute display memory addresses fixed in hardware. Note also that the cursor address points to the absolute display memory address where data for the origin part of the character field is stored.

## CSRR

-C This command is used to read a cursor address from the cursor register.When this command is written to the S1D13700, the low-order byte of the cursor address (CSRL) is set in the output buffer. Therefore, the high-order byte of the cursor address (CSRH) also can be read out by entering the RD signal following this command.

| <Indirect mode> |  |  |  |  |  |  |  |  | <Direct mode> |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | ${ }^{\text {LSB }}$ | Address | Register name |
| C | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | - | - |
| P1 | A7 | A6 | A5 | A4 | A3 | A2 | A1 | A0 | Note $0 \times 801 \mathrm{E}$ | r_P1_CSRR |
|  |  |  |  |  |  |  |  | (CSRL) N |  | bit7-0 : A7-A0 |
| P2 | A15 | A14 | A13 | A12 | A11 | A10 | A9 | A8 | 0x801F | r_P2_CSRR |
|  |  |  |  |  |  |  |  | (CSRH) N |  | bit7-0 : A15-A8 |

Note: This is the read data.

### 3.3.4 Memory Control Commands

## MWRITE

This command is used by the MPU to place the S1D13700 in the data input state before writing data to display memory. Each time the WR\# signal is input following this command, the S1D13700 automatically modifies the cursor address at which to write display memory according to the CSRDIR value. This allows the MPU to write two or more consecutive items of data to display memory


## MREAD

This command is used to place the S1D13700 in the data output state and store the contents of display memory (specified by the cursor address) in the data bus buffer before reading data from display memory. Each time the RD\# signal is input following this command, the read cursor address of display memory is automatically modified according to the CSRDIR value, and read data is stored in the data bus buffer. Because the command is executed in a manner similar to pipelined processing, high-speed readout limited only by the MPU cycle time is possible.

When the cursor is displayed, the read data and cursor positions do not match (with the cursor two positions ahead).


## 4 Function Description

### 4.1 Display Functions

### 4.1.1 Screen Management

(1) Character configuration

The S1D13700 can display characters using a row-scanning type of character generator that defines character patterns in the fourth quadrant with respect to the character origin as shown below. Although the character generator used determines the size of the character font area, the size of the character field can be varied in both the X and Y directions.


Figure 4-1 Character display ([FX] $\leq 8$ dots)
Figure 4-2 Example of character generator definition

Character font area: An area in which the character pattern is drawn
Character field: Character font area + space
To alter the character field, leave any portions other than the character font area set to 0 and increase FX or FY to enlarge the size of space as desired.

Even when one character requires two or more memory addresses, the character field can be set to any desired size.


Figure 4-3 Example of character configuration consisting of two or more memory addresses (when $[F X]=9$ )
Note 1: The S1D13700 does not automatically insert character spaces. If the character field is greater than or equal to 9 dots, two memory addresses are required to configure one character even when the character font area may be within 8 dots.

### 4.1.2 Character Generator (CG)

(1) Features of each character generator
(1) Internal character generator

The internal character generator is effective for a minimum display system consisting of the S1D13700, display memory (data RAM), LCD unit, single-chip MPU, and a power supply. Moreover, because the internal character generator includes CMOS mask ROM, it is very advantageous when low power consumption is desired.
-Character font

- 5 x 7 dots (See Section 4.4.1 "Character Fonts (Internal CG)" on page 81.)

ONumber of characters

- JIS-compliant 160 characters
-Combined use with CG RAM possible (up to 64 characters)
-Processing of the character field space part
The S1D13700 automatically sets spaces in the range of $8 \times 16$ dots maximum.
(2) CG RAM

CG RAM as a graphic generator allows any desired character font to be defined by the user. Moreover, because the MPU can alter address mapping in the display memory space can be altered as required, unused portions of display memory can be effectively utilized.
-Character font

- $8 \times 8$ dots maximum <M2 $=0$ >
- $8 \times 16$ dots maximum $\langle\mathrm{M} 2=1\rangle$

Onumber of characters

- Up to 64 characters when used in combination with CG ROM
- Up to 256 characters when used only in F000H to FFFFH
-Defined area of CG RAM in the display memory space
- CG RAM (maximum 64 characters) that can be used in combination with CG ROM can be allocated to any desired contiguous addresses.
- CG RAM (maximum 65 characters or more) that cannot be used in combination with CG ROM must be allocated to fixed addresses F000H through FFFFH. When 193 characters or more must be defined in this fixed address area, set $\mathrm{SAG}=\mathrm{F} 000 \mathrm{H}$ and $\mathrm{M} 1=0$.
(2) Concept of how character generator banks are set

Because the character codes handled by the S1D13700 consist of 8 bits, the number of discrete characters that can be displayed simultaneously is limited to a maximum of 256 . The CGRAM ADR command can be used to switch banks, however, thus extending the number of usable characters as shown below.


Note: Up to 64 characters can be used in one bank when used in combination with CG ROM. When using only CG RAM, up to 256 characters can be used in one bank. Also note that the relationship between CG patterns and character codes changes when banks are switched over.
(3) Method of determining the CG address

The addition shown below is performed to generate CG RAM addresses. Therefore, note that CG RAM data is not mapped from addresses set in the SAG register to the VRAM space, but are mapped based on the SAG + character code + row select address.
(1) When number of lines that comprise the character font is equal to or less than $8(\mathrm{M} 2=0, \mathrm{M} 1=0)$

| SAG | A15 | A14 | A13 | A12 | A11 | A10 | A9 | A8 | A7 | A6 | A5 | A4 | A3 | A2 | A1 | A0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Character code | 0 | 0 | 0 | 0 | 0 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | 0 | 0 | 0 |
| + row select address | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | R2 | R1 | R0 |

(2)When number of lines that comprise the character font is from 9 to 16 , including both ends (M2 = 1 , M1 =0)

| SAG | A15 | A14 | A13 | A12 | A11 | A10 | A9 | A8 | A7 | A6 | A5 | A4 | A3 | A2 | A1 | A0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Character code | 0 | 0 | 0 | 0 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | 0 | 0 | 0 | 0 |
| + row select address | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | R3 | R2 | R1 | R0 |
| CG RAM address | VA15 | VA14 | VA13 | VA12 | VA11 | VA10 | VA9 | VA8 | VA7 | VA6 | VA5 | VA4 | VA3 | VA2 | VA1 | VA0 |

Note: Only the addressing above is supported.
Table 4-1 Row Select Addresses

|  | R3 | R2 | R1 | R0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ROW0 | 0 | 0 | 0 | 0 | 4 |
| ROW1 | 0 | 0 | 0 | 1 |  |
| ROW2 | 0 | 0 | 1 | 0 |  |
| - | - | - | - | - | Line count 1 |
| - | - | - | - | - |  |
| - | - | - | - | - |  |
| ROW7 | 0 | 1 | 1 | 1 | $\downarrow$ |
| ROW8 | 1 | 0 | 0 | 0 |  |
| - | - | - | - | - |  |
| - | - | - | - | - | Line |
| - | - | - | - | - | count 2 |
| ROW14 | 1 | 1 | 1 | 0 |  |
| ROW15 | 1 | 1 | 1 | 1 | $\checkmark$ |

Note: 1. Line count I ... when character font consists of 8 lines or less Line count 2 ... when character font consists of 9 lines or more
(3) When $\mathrm{M} 1=1$

For the character codes defined in CG RAM2, the S1D13700 automatically changes the D6 bit in the character code from 1 to 0 . This ensures that the data storage area in CG RAM corresponds to
contiguous addresses in the display memory space. Therefore, the CG RAM addresses to which to write data must be calculated as follows:

- Add addresses the same way as described above $(\mathrm{M} 1=0)$.
- Change bit D6 in one character code from 1 to 0 when adding addresses.

Example of CG RAM definition (method of storing data) (See Figure 4-9 "Example of display memory mapping" on page 63.)

## -Conditions

- The pattern to define: Pattern A ( $8 \times 16$ dots per font) shown in Figure 4-1 "Character display ([FX] $\leq 8$ dots)" on page 45 .
- Start address of the CG RAM table: 4800 H
- Character code of defined pattern: 80 H (first character code in CG RAM area)


## OSetting list

| CG RAM ADR | 5 CH | Set SAG after calculating it by performing the method of CG RAM |
| :---: | :---: | :---: |
| P1 | 00H | address calculation in reverse. |
| P2 | 40H |  |
| CSRDIR | 4 CH | ] Shift to the right |
| CSRW | 46H | ] |
| P1 | 00H | CG RAM area from 4800 H |
| P2 | 48H | ) |
| MWRITE | 42H | ) |
| P1 | 70H | Write data for row 0 |
| P2 | 88H | Write data for row 1 |
| P3 | 88H | Write data for row 2 |
| P4 | 88H | Write data for row 3 |
| P5 | F8H | Write data for row 4 |
| P6 | 88H | Write data for row 5 |
| P7 | 88H | ¢ Write data for row 6 |
| P8 | 00H | Write data for row 7 |
| P9 | 00H | Write data for row 8 |
| - | - | - . |
| - | - | - . |
| - | - | - - |
| P16 | 00H | - Write data for row 15 |

### 4.1.3 Screen Configuration

(1) Screen configuration

The basic screen configuration of the S1D13700 consists of a text or graphics screen and an overlapping graphics screen. The graphics screen uses at least eight times as much display memory as the text screen.
Figure 4-4 schematically shows the relationship between the virtual and physical screens.


Figure 4-4 Relationship between virtual and physical screens
(2) Display address incrementation

The S1D13700 sequentially increments the display address in the X direction from the screen origin (home position) in the same way as a raster scan CRT. When the display address is incremented until the number of addresses equals $C / R$, one line of data is read from display memory. Next, to read the second line of data when in graphics mode, the S1D13700 starts from the address incremented by the distance equal to the address pitch (AP) from the address of the screen origin (SAD), then repeats the same operation as described above for the first line.

Conversely, in text mode the S1D13700 repeats the same operation as described above for the first line until the display address for one character is completed. (Character code is read from the same area, and data is read out in order of R0-R15 of the character generator.) (See Figure 4-2 "Example of character generator definition" on page 45.)
$\ll(\mathrm{W} / \mathrm{S}, \mathrm{OV}, \mathrm{DM2} 2, \mathrm{DM1} 1, \mathrm{FY})=(0,0,0,0,8) \gg \quad$（BK1，BK2，BK3，BK4）$=$（Character（Layer1），Graphic（Layer2），Character（Layer1），－）
ミここのモ
ふなलふた


岂出出出出至

| §్ర |
| :---: |
|  |
|  |


$\ll(W / S, O V, D M 2, D M 1, F Y)=(0,0,0,0,8) \gg$

VAO－15（case1） $\ll(\mathrm{W} / \mathrm{S}, \mathrm{OV}, \mathrm{DM} 2, \mathrm{DM1}, \mathrm{FY})=(0,0,0,0,8) \gg \quad($ BK1，BK2，BK3，BK4）$=($ Character（Layer1），Graphic（Layer2），Character（Layer1），-$)$

ミこの『ー


岂出岂出出


SAD3＋（LF／8）＋CR

VAO-15(case2)
$\ll(W / S, O V, D M 2, D M 1, F Y)=(0,0,1,1,8) \gg$

VA0-15(case3)

| << (W/S, | 2, DM1, FY) |  | 1, BK2, BK3 | hic (Layer | ayer2), Grap |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LineNo 1 | SAD1 | SAD2 | SAD3 | SAD1+1 | SAD2+1 | SAD3+1 | ... | SADI+CR | SAD2+CR | SAD3+CR | (1) |
| 2 | SAD1+AP | SAD2+AP | SAD3+AP | SAD1+AP+1 | SAD2+AP+1 | SAD3+AP+1 |  | SAD1+AP+CR | SAD2+AP+CR | SAD3+AP+CR | (2) |
| 3 | SAD1+2AP | SAD2+2AP | SAD3+2AP | SAD1+2AP+1 | SAD2+2AP+1 | SAD3+2AP+1 | ... | SAD1+2AP+CR | SAD2+2AP+CR | SAD3+2AP+CR | (3) |
| 4 | SAD1+3AP | SAD2+3AP | SAD3+3AP | SAD1+3AP+1 | SAD2+3AP+1 | SAD3+3AP+1 |  | SAD1+3AP+CR | SAD2+3AP+CR | SAD3+3AP+CR | (4) |
| 5 | SAD1+4AP | SAD2+4AP | SAD3+4AP | SAD1+4AP+1 | SAD2+4AP+1 | SAD3+4AP+1 | ... | SADI+4AP+CR | SAD2+4AP+CR | SAD3+4AP+CR |  |
| 6 | SAD1+5AP | SAD2+5AP | SAD3+5AP | SAD1+5AP+1 | SAD2+5AP+1 | SAD3+5AP+1 |  | SAD1+5AP+CR | SAD2+5AP+CR | SAD3+5AP+CR |  |
| 7 | SAD1+6AP | SAD2+6AP | SAD3+6AP | SAD1+6AP+1 | SAD2+6AP+1 | SAD3+6AP+1 | $\ldots$ | SAD1+6AP+CR | SAD2+6AP+CR | SAD3+6AP+CR |  |
| 8 | SAD1+7AP | SAD2+7AP | SAD3+7AP | SAD1+7AP+1 | SAD2+7AP+1 | SAD3+7AP+1 |  | SADI+7AP+CR | SAD2+7AP+CR | SAD3+7AP+CR |  |
| 9 | SAD1+8AP | SAD2+8AP | SAD3+8AP | SAD1+8AP+1 | SAD2+8AP+1 | SAD3+8AP+1 | ... | SADI+8AP+CR | SAD2+8AP+CR | SAD3+8AP+CR |  |
| 10 | SAD1+9AP | SAD2+9AP | SAD3+9AP | SAD1+9AP+1 | SAD2+9AP+1 | SAD3+9AP+1 |  | SAD1+9AP+CR | SAD2+9AP+CR | SAD3+9AP+CR |  |
| 11 | SAD1+10AP | SAD2+10AP | SAD3+10AP | SAD1+10AP+1 | SAD2+10AP+1 | SAD3+10AP+1 | ... | SADI+10AP+CR | SAD2+10AP+CR | SAD3+10AP+CR |  |
| 12 | SAD1+11AP | SAD2+11AP | SAD3+11AP | SAD1+11AP +1 | SAD2+11AP +1 | SAD3+11AP+1 |  | SADI $+11 \mathrm{AP}+\mathrm{CR}$ | SAD2+11AP+CR | SAD3+11AP+CR |  |
| 13 | SAD1+12AP | SAD2+12AP | SAD3+12AP | SAD1+12AP+1 | SAD2+12AP+1 | SAD3+12AP+1 | ... | SADI+12AP+CR | SAD2+12AP+CR | SAD3+12AP+CR |  |
| 14 | SAD1+13AP | SAD2+13AP | SAD3+13AP | SAD1+13AP+1 | SAD2+13AP+1 | SAD3+13AP+1 |  | SADI+13AP+CR | SAD2+13AP+CR | SAD3+13AP+CR |  |
| 15 | SAD1+14AP | SAD2+14AP | SAD3+14AP | SAD1+14AP+1 | SAD2+14AP +1 | SAD3+14AP+1 | ... | SADI+14AP+CR | SAD2+14AP+CR | SAD3+14AP+CR |  |
| 16 | SAD1+15AP | SAD2+15AP | SAD3+15AP | SAD1+15AP+1 | SAD2+15AP+1 | SAD3+15AP+1 |  | SAD1+15AP+CR | SAD2+15AP+CR | SAD3+15AP+CR |  |
| 17 | SAD1+16AP | SAD2+16AP | SAD3+16AP | SAD1+16AP + 1 | SAD2+16AP+1 | SAD3+16AP+1 | ... | SADI+16AP+CR | SAD2+16AP+CR | SAD3+16AP+CR |  |
| 18 | SAD1+17AP | SAD2+17AP | SAD3+17AP | SAD1+17AP + 1 | SAD2+17AP+1 | SAD3+17AP+1 |  | SAD1+17AP+CR | SAD2+17AP+CR | SAD3+17AP+CR |  |
| 19 | SAD1+18AP | SAD2+18AP | SAD3+18AP | SAD1+18AP +1 | SAD2+18AP+1 | SAD3+18AP+1 | ... | SAD1+18AP+CR | SAD2+18AP+CR | SAD3+18AP+CR |  |
| 20 | SAD1+19AP | SAD2+19AP | SAD3+19AP | SAD1+19AP + 1 | SAD2+19AP +1 | SAD3+19AP+1 |  | SADI+19AP+CR | SAD2+19AP+CR | SAD3+19AP+CR |  |
| 21 | SAD1+20AP | SAD2+20AP | SAD3+20AP | SAD1+20AP+1 | SAD2+20AP+1 | SAD3+20AP+1 | ... | SAD1+20AP+CR | SAD2+20AP+CR | SAD3+20AP+CR |  |
| 22 | SAD1+21AP | SAD2+21AP | SAD3+21AP | SAD1+21AP+1 | SAD2+21AP +1 | SAD3+21AP + 1 |  | SADI+21AP+CR | SAD2+21AP+CR | SAD3+21AP+CR |  |
| 23 | SAD1+22AP | SAD2+22AP | SAD3+22AP | SAD1+22AP+1 | SAD2+22AP+1 | SAD3+22AP+1 | $\ldots$ | SAD1+22AP+CR | SAD2+22AP+CR | SAD3+22AP+CR |  |
| 24 | SAD1+23AP | SAD2+23AP | SAD3+23AP | SAD1+23AP+1 | SAD2+23AP+1 | SAD3+23AP+1 |  | SAD1+23AP+CR | SAD2+23AP+CR | SAD3+23AP+CR |  |






| LF-15 | SAD1+(LF-15)AP | SAD2+(LF-15)AP | SAD3+(LF-15)AP | SAD1+(LF-15)AP+1 | SAD2+(LF-15)AP+1 | SAD3+(LF-15)AP+1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LF-14 | SAD1+(LF-14)AP | SAD2+(LF-14)AP | SAD3+(LF-14)AP | SAD1+(LLF-14)AP+1 | SAD2+(LF-14)AP+1 | SAD3+(LL-14)AP+1 |  |
| LF-13 | SAD1+(LF-13)AP | SAD2+(LF-13)AP | SAD3+(LF-13)AP | SAD1+(LLF-13)AP+1 | SAD2+(LF-13)AP+1 | SAD3+(LL-13)AP+1 |  |
| LF-12 | SAD1+(LF-12)AP | SAD2+(LF-12)AP | SAD3+(LF-12)AP | SAD1+(LL-12)AP+1 | SAD2+(LF-12)AP+1 | SAD3+(LF-12)AP+1 |  |
| LF-11 | SAD1+(LF-11)AP | SAD2+(LF-11)AP | SAD3+(LF-11)AP | SAD1+(LL-11)AP+1 | SAD2+(LF-11)AP+1 | SAD3+(LL-11)AP+1 |  |
| LF-10 | SAD1+(LF-10)AP | SAD2+(LF-10)AP | SAD3+(LF-10)AP | SAD1+(LF-10)AP+1 | SAD2+(LF-10)AP+1 | SAD3+(LL-10)AP+1 |  |
| F-9 | SAD1+(LF-9)AP | SAD2+(LF-9)AP | SAD3+(LF-9)AP | SAD1+(LL-9)AP+1 | SAD2+(LF-9)AP+1 | SAD3+(LF-9)AP+1 |  |
| LF-8 | SAD1+(LF-8)AP | SAD2+(LF-8)AP | SAD3+(LF-8)AP | SAD1+(LL-8)AP+1 | SAD2+(LF-8)AP+1 | SAD3+(LF-8)AP+1 |  |
| LF-7 | SAD1+(LF-7)AP | SAD2+(LF-7)AP | SAD3+(LF-7)AP | SAD1+(LF-7)AP+1 | SAD2+(LF-7)AP+1 | SAD3+(LF-7)AP+1 |  |
| LF-6 | SAD1+(LF-6)AP | SAD2+(LF-6)AP | SAD3+(LF-6)AP | SAD1+(LF-6)AP+1 | SAD2+(LF-6)AP+1 | SAD3+(LF-6)AP+1 |  |
| LF-5 | SAD1+(LF-5)AP | SAD2+(LF-5)AP | SAD3+(LF-5)AP | SAD1+(LF-5)AP+1 | SAD2+(LF-5)AP+1 | SAD3+(LF-5)AP+1 |  |
| LF-4 | SAD1+(LF-4)AP | SAD2+(LF-4)AP | SAD3+(LF-4)AP | SAD1+(LF-4)AP+1 | SAD2+(LF-4)AP+1 | SAD3+(LF-4)AP+1 |  |
| LF-3 | SAD1+(LF-3)AP | SAD2+(LF-3)AP | SAD3+(LF-3)AP | SAD1+(LL-3)AP+1 | SAD2+(LF-3)AP+1 | SAD3+(LF-3)AP+1 |  |
| LF-2 | SAD1+(LF-2)AP | SAD2+(LF-2)AP | SAD3+(LF-2)AP | SAD1+(LF-2)AP+1 | SAD2+(LF-2)AP+1 | SAD3+(LF-2)AP+1 |  |
| LF-1 | SAD1+(LF-1)AP | SAD2+(LF-1)AP | SAD3+(LF-1)AP | SAD1+(LF-1)AP+1 | SAD2+(LF-1)AP+1 | SAD3+(LF-1)AP+1 |  |
|  | SAD+(LF)AP | SAD2+(LF)AP | SAD3+(LF)AP | SAD+(LF)AP+1 | SAD2+(LF)AP+1 | SAD3+(LF)AP+1 |  |

VAO-15(case4)

$\ll(\mathrm{W} / \mathrm{S}, \mathrm{OV}, \mathrm{DM} 2, \mathrm{DM1}, \mathrm{FY})=(1,0,0,0,8) \gg \quad$ (BK1, BK2, BK3, BK4) = (Character (Layer1), Graphic (Layer2), Character (Layer1), Graphic (Layer2))

$\ll(W / S, 0 V, D M 2$, DM1, FY) $=(1,0,0,0,8) \gg \quad$ (BK1, BK2, BK3, BK4) = (Character (Layer1), Graphic (Layer2), Character (Layer1), Graphic (Layer2))

VAO-15(case5)

(3) Basic timing

The basic read cycle of display memory in the S1D13700 varies with the clock divide ratios set, as shown below.

When the display clock frequency divide ratio $=1 / 4$, display data is output every 8 system clock periods.
When the display clock frequency divide ratio $=1 / 8$, display data is output every 16 system clock periods.
When the display clock frequency divide ratio $=1 / 16$, display data is output every 32 system clock periods.


Figure 4-5 Basic read cycle of display memory


Figure 4-6 Relationship between $T C / R$ and $C / R$

### 4.1.4 Cursor

(1) Cursor register function

The cursor register in the S1D13700 serves dual purposes as a cursor address register required to display the cursor on the screen, and as an address pointer to be referenced when accessing display memory.

Cursor register - Cursor display address register
To access any display memory area other than the screen while displaying the cursor, the cursor address must be preset before attempting such access and restored to the previous value after access is completed.

Note: The cursor will disappear if the cursor address is moved to any area other than the screen for more than several 100 ms .
(2) Direction of cursor movement

The cursor address is automatically shifted in the specified direction from the value preset by a memory control command.
(3) Cursor display layer

Although the S1D13700 can display up to three overlaid layers, the cursor can be displayed in only one of those layers. In other words, the cursor-attribute layer (or layer in which the cursor can be displayed) is:

First layer (L1) during two-layer composition, or Third layer (L3) during three-layer composition.

The cursor will not appear if moved to other than those cursor-attribute layers. If the cursor must be displayed, change the layers or move the cursor-attribute layer to the cursor address location.

Although the cursor is generally displayed in text mode, the S1D13700 can also display a dummy cursor in graphics mode. This is accomplished by using the graphics screen as a display plane while not displaying the text screen, but using it to only generate addresses for cursor control.

Example: DISP ON/OFF

$$
\left.\begin{array}{l}
\left.\begin{array}{l}
\mathrm{D}=1 \\
\mathrm{FC} 1=0 \\
\mathrm{FC} 0=1
\end{array}\right\} \quad \text { Cursor ON } \\
\mathrm{FP} 1=0 \\
\mathrm{FP} 0=0
\end{array}\right\} \quad \text { First screen block (text screen) OFF }
$$

### 4.1.5 Relationship between Display Memory and Screens

The display memory of the S1D13700 may be used as a virtual screen of greater width than the physical size of the LCD panel address range (C/R). One layer of the S1D13700 may be considered a window through which to look at the part of display memory that comprises a virtual screen. This window can be divided into two blocks that may correspond to independent areas on the virtual screen. Therefore, it is possible to use one block as a dynamically scrollable data area and the other as a stationary message area. (See Figures 4-7 and 48.)

Screen
Screen


Figure 4-7 Relationship between display memory and screens


FFFFH

Figure 4-8 Window and display memory settings


Figure 4-9 Example of display memory mapping

### 4.1.6 Determining Various Parameters

(1) Determining FX

Determine the character field size in the X direction [FX] from the number of dots in the X direction of display [VD] and the number of characters in the X direction [VC].
$[\mathrm{VD}] /[\mathrm{VC}] \leq[\mathrm{FX}]$
The brackets [ ] denote an integral value beginning with 1, and [FX] indicates the number of dots.
(2) Determining C/R

Next, determine a value for $[\mathrm{C} / \mathrm{R}]$ from the values of $[\mathrm{VC}]$ and $[\mathrm{FX}]$.

$$
[\mathrm{C} / \mathrm{R}]=|[\mathrm{FX}] / 8| \text { rounded up } \mathrm{x}[\mathrm{VC}]
$$

Note: $[\mathrm{C} / \mathrm{R}]$ indicates the number of characters obtained in units of addresses.
(3) Determining TC/R
$\mathrm{TC} / \mathrm{R}$ must maintain the relationship $[\mathrm{TC} / \mathrm{R}] \geq[\mathrm{C} / \mathrm{R}]+4$.
(4) Relationship between $f_{\text {OSC }}$ and $f_{F R}$

Once TC/R has been determined, the lower-limit value of the oscillation frequency ( $\mathrm{f}_{\mathrm{OSC}}$ ) can be obtained from the equation below because the frame frequency ( $\mathrm{f}_{\mathrm{FR}}$ ) and number of display lines $[\mathrm{L} / \mathrm{F}]$ are predetermined.

$$
\mathrm{f}_{\mathrm{OSC}} \geq\{[\mathrm{TC} / \mathrm{R}] \times 9+1\} \times[\mathrm{L} / \mathrm{F}] \times \mathrm{f}_{\mathrm{FR}}
$$

Note: 1. If standard crystals close to fosc thus obtained are unavailable, determine the appropriate fosc value for crystals with higher oscillation frequencies than the obtained value. To do so, reverse the calculation of the $[T C / R]$ value in the equation above.
2. For the $f_{F R}$ value of Epson LCD units, refer to the LCD unit specifications.
(5) Symptoms observed when TC/R is set incorrectly

- Scanning of display in the Y direction stops, with horizontal lines displayed in high contrast.
- All pixels go on or go off.
- The LP pin output signal is incomplete or inactive.
- The display of graphics or text becomes unstable.

Should any of the symptoms above be observed, even though the S1D13700's other signals connected to the LCD unit are normal, check whether the $T C / R$ value is correct. If the $T C / R$ value is the cause of the problem, simply set a larger TC/R value to restore normal operation.

Table 4-2 Example of Parameters for the LCD Unit

| Number of pixels <br> $(\mathrm{X} \times \mathrm{Y})$ | $[\mathrm{FX}]$ | $[\mathrm{FY}]$ | $[\mathrm{C} / \mathrm{R}]$ | $\mathrm{TC} / \mathrm{R}$ | X 'tal <br> $(\mathrm{MHz})$ |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $320 \times 240$ | e.g., $[\mathrm{FX}]=8$ dots <br> $320 \div 8=40 \ldots 0$ <br> No blank dots | From a practical <br> point of view, 8,16, <br> etc. are suitable. | $[\mathrm{CR}]=40=$ address $\rightarrow 27 \mathrm{H}$ <br> During HDOT SCR, $[\mathrm{C} / \mathrm{R}]=41$ addresses | 2 BH | 5.72 |
|  | e.g., $[\mathrm{FX}]=6$ dots <br> $320 \div 6=53 \ldots 2$ <br> Two blank dots | $\uparrow$ | $[\mathrm{CR}]=53=$ address $\rightarrow 34 \mathrm{H}$ <br> During HDOT $\operatorname{SCR},[\mathrm{C} / \mathrm{R}]=54$ addresses | 38 H | 7.40 |

Note: 1. Because the number of display dots varies with each LCD unit, there will be some fractional display dots depending on the value set for FX. In such case, the S1D13700 automatically blanks fractional parts at the right edge of the panel, and thus eliminates the need to manipulate display memory for adjustment.
2. Calculations are made assuming $f_{F R}=60 \mathrm{~Hz}$.

### 4.1.7 Scrolling

The MPU dynamically rewrites the scroll address registers (SAD1-SAD4) that provide the read start address in the S1D13700's display memory, thereby allowing various scroll modes to be set. In this case, the MPU manages all operations to execute scrolling, select scroll mode, and set a scroll rate.
(1) Intra-page scrolling

This refers to a mode of scroll operation whereby scrolling is performed within display memory space equivalent to one screen.

All lines are scrolled one line up and the bottom line is deleted as shown below. Since the S1D13700 does not automatically delete the bottom line, the MPU must rewrite the scroll address registers and simultaneously write blank data to the S1D13700.

(2) Inter-page scrolling and page switching

Scrolling between pages and page switching can be performed only when display memory has more than one-screen equivalent capacity.
(3) Scrolling in the X direction

This refers to scrolling display in the X direction one character at a time, regardless of display memory size.

(4) Omnidirectional scrolling

This mode of scrolling is available when display memory has ample capacity larger than one screen in both the X and Y directions. Although display is normally scrolled one character at a time, the HDOT SCR command can be used to scroll display in the X direction one dot at a time. Note 1

(5) Scroll units

|  | Y direction | X direction |
| :--- | :---: | :---: |
| Text mode | Characters | Dots or characters |
| Graphics mode | Dots | Dots |

Note 1: Omnidirectional scrolling in units of dots is possible by using the SCROLL and HDOT SCR commands in combination.
Note 2: On a split screen, individual screen blocks cannot be independently scrolled in the $X$ direction in dot units.
(6) Dotwise scrolling in the X direction (HDOT SCR)

Figure 4-10 shows the relationship between commands and display when a display pattern is smoothly scrolled to the left. In this case, the screen (window) moves to the right on a virtual screen. Therefore, the MPU only needs to sequentially increment the value of the HDOT SCR command parameter (number of dots to be shifted) without modifying the display start address (SAD) in the S1D13700 to shift display leftward one dot at a time. Then when display has been dot-shifted a distance equal to the character field, the MPU should reset the value of the HDOT SCR command parameter to 00 H and simultaneously increment SAD by one address. Thus, smooth scrolling in the X direction is possible by performing this series of operations at appropriate time intervals.

To scroll the display pattern to the right, change the display dot address by reversing the order above. Should the window reach either edge of the virtual screen, use the MPU to manage the screen. Note that when smooth scrolling continues, the screen is not affected.

Also note that when scrolling display dotwise in the X direction using the HDOT SCR command, scrolling cannot be controlled separately in each layer because all layers are scrolled at the same time.


Figure 4-10 Example of using HDOT SCR $([\mathrm{FX}]=8)$
Note: Because the speed at which the LCD responds to instructions varies with temperature, smooth scrolling at low temperatures in particular may not easily be recognized.

### 4.1.8 Attribute Display using the Layered Function

The S1D13700 provides a means of increasing the ability of expression on a monochrome liquid crystal display. More specifically, it uses the OVLAY and DISP ON/OFF commands to display characters in inverse video, produce halftone menu pads, and flash a given screen area for various highlighting effects as shown below.
$\left.\begin{array}{|c|cc|cc|c|c|}\hline \text { Highlighting effects } & \text { MX1 } & \text { MX0 } & & \text { Screen } & \begin{array}{c}\text { First layer, } \\ \text { single screen }\end{array} & \begin{array}{c}\text { Second layer, } \\ \text { single screen }\end{array} \\ \hline \text { Inverse } & 0 & 1 & \text { IV } & \text { EPSON } & \text { IV } \begin{array}{c}\text { EPSON } \\ 1\end{array} & 1\end{array}\right)$

Use of the S1D13700's layered function will efficiently accomplish the highlighting effects above. The following describes a few examples of using this function to realize highlighting effects. Not all such effects can be used within the same screen block, however.
(1) Inverse
(1) Using the layered function
[Exclusive OR'ing of first layer (text) and second layer (graphics)]
(1)-1 CSRW

CSDIR MWRITE
(1)-2 OVLAY

$$
\text { MX0 }=" 1 "
$$

MX1 = "0"
(1)-3 DISP ON/OFF

$$
\begin{aligned}
\mathrm{FP} 0 & =\mathrm{FP} 2 \\
& =" 1 " \\
\mathrm{FP} 1 & =\mathrm{FP} 3 \\
& =" 0 "
\end{aligned}
$$

Write turn-on data " 1 " to the entire graphic area where characters are to be displayed in inverse video.

Specify an overlay method using the OVALY command so that the first and second layers will be exclusive OR'd.

Turn display of the first and second layers on using the DISP ON/OFF command. $\rightarrow$ Characters are displayed in inverse video.
(2) Halftone display

The S1D13700 uses the DISP ON/OFF command's FP parameter to produce halftone display. This is accomplished by flashing the screen at 15 Hz . However, because this method of display may cause display to flicker, characteristics of the LCD module used must be carefully considered.
(1) Menu pad display
[OR'ing by the layered function]
OVLAY
Pl $=00 \mathrm{H} \quad$ Disable flashing of the first layer and enable flashing of the second DISP ON/OFF layer at 17 Hz , then overlay the first and second layers by OR'ing. $\mathrm{P} 1=34 \mathrm{H}$

(2) Graph display
[OR'ing by the layered function]
OVLAY

$$
\begin{array}{cl}
\text { Pl }=00 \mathrm{H} & \text { Disable flashing of the first layer and enable flashing of the second } \\
\text { DISP ON/OFF } & \text { layer at } 15 \mathrm{~Hz} \text {, then overlay the first and second layers by OR'ing. } \\
\text { Pl }=34 \mathrm{H} &
\end{array}
$$

When displaying various data in the form of a graph for comparison purposes, this method of display is very effective because two types of diagrams distinguishable by differences in contrast can be displayed.
(3) Area flashing
(1) For flashing a few characters

Because the S1D13700 has a high-speed interface circuit, alternately rewriting the character and blank codes from the MPU to flash characters is an appropriate method. In this case, the MPU rewrites display data at intervals of 0.5 to 1.0 second as regulated by its internal timer.
(2) For flashing a large area

Divide the first or second layer into halves with only the area required made to flash at 2 Hz , and overlay the halved layer blocks by OR'ing.

Scroll ISP ON/OFF OVLAY


### 4.2 Oscillator Circuit

The S1D13700 features a built-in oscillator circuit, with a resonator connected to the XG and XD pins to generate oscillation. In addition to the crystal resonator, the feedback resistor Rf, drain resistor Rd, and oscillation capacitors CG and CD must be externally connected to the chip. The RC time constant needed to produce stable oscillation varies with the crystal resonator used and condition of the board. Determine the appropriate RC value through careful evaluation.


Note: Note that the higher the oscillation frequency, the smaller the CG and CD values.

### 4.3 Example of Initial Settings

LCD unit $320 \times 240$ dot

| No | Command | Operation |
| :---: | :---: | :---: |
| 1 | Power on |  |
| 2 | Waits until power supply stabilizes. | Waits at least 3 ms after $\mathrm{V}_{\mathrm{DD}} \geq 4.5 \mathrm{~V}$ and external reset are deasserted. |
| 3 | SYSTEM SET | Initializes the S1D13700. |
|  | $\mathrm{C}=40 \mathrm{H}$ | M0 : Internal CG ROM |
|  | $\mathrm{P} 1=38 \mathrm{H}$ | M1: CG RAM (up to 32 characters) |
|  |  | M2 : Y-direction character field range (8 lines) |
|  |  | W/S : Dual-screen drive method |
|  |  | IV : Uppermost line not corrected |
|  | $\mathrm{P} 2=87 \mathrm{H}$ | FX : X-direction character field (8 dots) |
|  |  | WF: Two-frame AC drive |
|  | P3 $=07 \mathrm{H}$ | FY: Y-direction character field (8 dots) |
|  | $\mathrm{P} 4=27 \mathrm{FH}$ | C/R : Display address range (40 columns per line) |
|  | $\mathrm{P} 5=2 \mathrm{DH}$ | TC/R : Total display address time in X direction (46 addresses per line) $\begin{aligned} & \mathrm{f}_{\mathrm{OSC}}=6.0 \mathrm{MHz}, \\ & \mathrm{f}_{\mathrm{FR}}=60 \mathrm{~Hz} \end{aligned}$ |
|  | $\mathrm{P} 6=\mathrm{EFH}$ | L/F: Number of display lines (240) |
|  | $\mathrm{P} 7=28 \mathrm{H}$ | AP : Virtual screen size in X direction (41 addresses) |
|  | $\mathrm{P} 8=00 \mathrm{H}$ |  |
| 4 | $\begin{aligned} & \text { SCROLL } \\ & \mathrm{C}=44 \mathrm{H} \end{aligned}$ |  |
|  | $\begin{aligned} & \mathrm{P} 1=00 \mathrm{H} \\ & \mathrm{P} 2=00 \mathrm{H} \end{aligned}$ | Sets start address of the first screen block to 0000H. |
|  | $\mathrm{P} 3=7 \mathrm{FH}$ | Sets number of display lines in the first screen block to 120. |
|  | $\mathrm{P} 4=00 \mathrm{H}$ | Sets start address of the second screen block to 1000 H . |
|  | $\mathrm{P} 5=10 \mathrm{H}$ |  |
|  | P6 $=7 \mathrm{FH}$ | Sets number of display lines in the second screen block to 120 . |
|  | P7 $=00 \mathrm{H}$ | Sets start address of the third screen block to 0400H. |
|  | $\mathrm{P} 8=04 \mathrm{H}$ |  |
|  | $\begin{aligned} & \mathrm{P} 9=00 \mathrm{H} \\ & \mathrm{P} 10=30 \mathrm{H} \end{aligned}$ | Sets start address of the fourth screen block to 3000 H . |


| No | Command | Operation |
| :---: | :---: | :---: |
| 5 | $\begin{gathered} \text { HDOT SCR } \\ \mathrm{C}=5 \mathrm{AH} \\ \mathrm{P} 1=00 \mathrm{H} \end{gathered}$ | Sets number of dots to be shifted in the X direction to 0 . |
| 6 | $\begin{aligned} & \text { OVLAY } \\ & \text { C }=5 \mathrm{BH} \\ & \text { P1 }=01 \mathrm{H} \end{aligned}$ | MX1, MX0: Overlaid for inverse display <br> DM1: First screen block in text mode <br> DM2 : Third screen block in text mode |
| 7 | $\begin{aligned} & \text { DISP ON/OFF } \\ & \mathrm{C}=58 \mathrm{H} \\ & \mathrm{P} 1=56 \mathrm{H} \end{aligned}$ | D : Entire screen display disabled <br> FC1, FC0 : Cursor made to blink at 2 Hz <br> FP1, FP0 : Display of first screen block turned on <br> FC3, FP2: Display of second and fourth screen blocks turned on <br> FP5, FP4: Display of third screen block turned on |
| 8 | $\begin{aligned} & \mathrm{CSRW} \\ & \mathrm{C}=46 \mathrm{H} \\ & \mathrm{P} 1=00 \mathrm{H} \\ & \mathrm{P} 2=00 \mathrm{H} \end{aligned}$ | Sets cursor address to the first screen block's start address (home position). |
| 9 | Clears the first layer display data. | Writes 20 H (space character code) to memory location corresponding to the first layer (text screen). |
| 10 | Clears the second layer display data. | Writes 00 H (dot turn-off data) to memory location corresponding to the second layer (graphics screen). |
| 11 | $\begin{gathered} \text { CSR FORM } \\ \text { C }=5 \mathrm{DH} \\ \text { P1 }=04 \mathrm{H} \\ \text { P2 }=86 \mathrm{H} \end{gathered}$ | CRX : Cursor size in X direction (5 dots) <br> CRY: Cursor size in Y direction (7 dots) <br> CM : Block cursor |
| 12 | DISP ON/OFF $\mathrm{C}=59 \mathrm{H}$ | Restores entire screen display. |



| No | Command | Operation |
| :---: | :---: | :---: |
| 20 | CSRW | Repeats steps 18 and 19 until the background screen of the EPSON character string is filled with dots as shown below. |
| 29 | MWRITE | EPSON |
|  |  | Inverse display |
| 30 | CSRW |  |
|  | $\begin{aligned} & \mathrm{C}=46 \mathrm{H} \\ & \mathrm{P} 1=00 \mathrm{H} \\ & \mathrm{P} 2=04 \mathrm{H} \end{aligned}$ | Presets the cursor address to the first column on the first line of the third screen block. |
| 31 | $\begin{aligned} & \text { CSR DIR } \\ & \mathrm{C}=4 \mathrm{CH} \end{aligned}$ | Sets direction of cursor movement so that the cursor shifts to the right. |
| 32 | MWRITE $\mathrm{C}=42 \mathrm{H}$ |  |
|  | $\mathrm{P} 1=44 \mathrm{H}$ | Sets character code for the letter "D." |
|  | $\mathrm{P} 2=6 \mathrm{FH}$ | Sets character code for the letter "o." |
|  | $\mathrm{P} 3=74 \mathrm{H}$ | Sets character code for the letter "t." |
|  | $\mathrm{P} 4=20 \mathrm{H}$ | Sets character code for the letter "" |
|  | $\mathrm{P} 5=4 \mathrm{DH}$ | Sets character code for the letter "M." |
|  | $\mathrm{P} 6=61 \mathrm{H}$ | Sets character code for the letter "a." <br> EPSON |
|  | P7 $=74 \mathrm{H}$ $\mathrm{P} 8=72 \mathrm{H}$ | Sets character code for the letter "t." |
|  | $\begin{aligned} \mathrm{P} 8 & =72 \mathrm{H} \\ \mathrm{P} 9 & =69 \mathrm{H} \end{aligned}$ | Sets character code for the letter "r." <br> Sets character code for the letter "i." <br> Dot Matrix LCD |
|  | $\mathrm{P} 10=78 \mathrm{H}$ | Sets character code for the letter "x." $\quad \square$ |
|  | $\mathrm{P} 11=20 \mathrm{H}$ | Sets character code for the letter "" |
|  | $\mathrm{P} 12=4 \mathrm{CH}$ | Sets character code for the letter "L." |
|  | $\mathrm{P} 13=43 \mathrm{H}$ | Sets character code for the letter "C." |
|  | $\mathrm{P} 14=44 \mathrm{H}$ | Sets character code for the letter "D." |

## Example of display mode settings [1]

[1] For overlaying text and graphics

1. Conditions
(1) $320 \times 240$ dots: Single-screen drive method (1/240 duty cycle)
(2) First layer: Text display
(3) Second layer: Graphic display
(4) Character font: $8 \times 8$ dots
(5) CG RAM unused
2. Display memory allocation
(1) First layer (text display)

Number of characters in horizontal direction $=320 / 8=40$
Number of characters in vertical direction $=240 / 8=30$
Therefore, the required size of memory is $40 \times 30=1,200$ bytes .
(2) Second layer (graphic display)

Number of characters in horizontal direction $=320 / 8=40$
Number of characters in vertical direction $=240 / 1=240$
Therefore, the required size of memory is $40 \times 240=9,600$ bytes.

3. Example of basic register settings

| SYSTEM SET | Determination of $\mathrm{TC} / \mathrm{R}$ |
| :--- | :--- |
| $\mathrm{C}=40 \mathrm{H}$ |  |
| $\mathrm{P} 1=30 \mathrm{H}$ | Assuming $\mathrm{f}_{\mathrm{FR}}=60 \mathrm{~Hz}$ |
| $\mathrm{P} 2=87 \mathrm{H}$ | when $\mathrm{f}_{\mathrm{OSC}}=6 \mathrm{MHz}$, |
| $\mathrm{P} 3=07 \mathrm{H}$ |  |
| $\mathrm{P} 4=27 \mathrm{H}$ | $6 \mathrm{MHz}=\{[\mathrm{TC} / \mathrm{R}] \times 9+1\} \times 240 \times 60$ |
| $\mathrm{P} 5=2 \mathrm{DH}$ | Therefore, $[\mathrm{TC} / \mathrm{R}]=46$ |
| $\mathrm{P} 6=\mathrm{EFH}$ | TC/R $=2 \mathrm{DH}$ |
| $\mathrm{P} 7=28 \mathrm{H}$ |  |
| $\mathrm{P} 8=00 \mathrm{H}$ |  |

SCROLL
$\mathrm{C}=44 \mathrm{H}$
$\mathrm{P} 1=00 \mathrm{H}$
$\mathrm{P} 2=00 \mathrm{H}$
$\mathrm{P} 3=\mathrm{F} 0 \mathrm{H}$
$\mathrm{P} 4=\mathrm{B} 0 \mathrm{H}$
P5 $=04 \mathrm{H}$
$\mathrm{P} 6=\mathrm{F} 0 \mathrm{H}$
P7 $=* H$
P8 $=* H$
$\mathrm{P} 9=* \mathrm{H}$
$\mathrm{P} 10=$ * $\mathrm{H} \quad$ *: don't care
CSRFORM
$\mathrm{C}=5 \mathrm{DH}$
$\mathrm{P} 1=04 \mathrm{H}$
$\mathrm{P} 2=86 \mathrm{H}$
HDOT SCR
$\mathrm{C}=5 \mathrm{AH}$
$\mathrm{P} 1=00 \mathrm{H}$
OVLAY
$\mathrm{C}=5 \mathrm{BH}$
$\mathrm{P} 1=00 \mathrm{H}$
DISP ON/OFF
$\mathrm{C}=59 \mathrm{H}$
$\mathrm{P} 1=16 \mathrm{H}$

## Example of display mode settings [2]

[2] For overlaying two graphic screens

1. Conditions
(1) $320 \times 240$ dots: Single-screen drive method (1/240 duty cycle)
(2) First layer: Graphic display
(3) Second layer: Graphic display
2. Display memory allocation
(1) First layer (graphic display)

Number of characters in horizontal direction $=320 / 8=40$
Number of characters in vertical direction $=240 / 1=240$
Therefore, the required size of memory is $40 \times 240=9,600$ bytes.
(2) Second layer (graphic display)

For the first layer, the required size of memory is $40 \times 240=9,600$ bytes .

3. Example of basic register settings

| SYSTEM SET | Determination of $\mathrm{TC} / \mathrm{R}$ |
| :--- | :--- |
| $\mathrm{C}=40 \mathrm{H}$ |  |
| $\mathrm{P} 1=30 \mathrm{H}$ | Assuming $\mathrm{f}_{\mathrm{FR}}=60 \mathrm{~Hz}$ |
| $\mathrm{P} 2=87 \mathrm{H}$ | when $\mathrm{f}_{\mathrm{OSC}}=6 \mathrm{MHz}$, |
| $\mathrm{P} 3=00 \mathrm{H}$ |  |
| $\mathrm{P} 4=27 \mathrm{H}$ | $6 \mathrm{MHz}=\{[\mathrm{TC} / \mathrm{R}] \times 9+1\} \times 240 \times 60$ |
| $\mathrm{P} 5=2 \mathrm{DH}$ | Therefore, $[\mathrm{TC} / \mathrm{R}]=46$ |
| $\mathrm{P} 6=\mathrm{EFH}$ | TC/R $=2 \mathrm{DH}$ |
| $\mathrm{P} 7=28 \mathrm{H}$ |  |
| $\mathrm{P} 8=00 \mathrm{H}$ |  |

SCROLL
$\mathrm{C}=44 \mathrm{H}$
$\mathrm{P} 1=00 \mathrm{H}$
$\mathrm{P} 2=00 \mathrm{H}$
$\mathrm{P} 3=\mathrm{F} 0 \mathrm{H}$
$\mathrm{P} 4=80 \mathrm{H}$
$\mathrm{P} 5=25 \mathrm{H}$
$\mathrm{P} 6=\mathrm{F} 0 \mathrm{H}$
P7 $=* H$
P8 $=* H$
$\mathrm{P} 9=* \mathrm{H}$
$\mathrm{P} 10=$ * $\mathrm{H} \quad$ *: don't care
CSRFORM
$\mathrm{C}=5 \mathrm{DH}$
$\mathrm{P} 1=04 \mathrm{H}$
$\mathrm{P} 2=86 \mathrm{H}$
HDOT SCR
$\mathrm{C}=5 \mathrm{AH}$
$\mathrm{P} 1=00 \mathrm{H}$
OVLAY
$\mathrm{C}=5 \mathrm{BH}$
$\mathrm{P} 1=00 \mathrm{H}$
DISP ON/OFF
$\mathrm{C}=59 \mathrm{H}$
$\mathrm{P} 1=16 \mathrm{H}$

## Example of display mode settings [3]

[3] For overlaying three graphic screens

1. Conditions
(1) $320 \times 240$ dots: Single-screen drive method (1/240 duty cycle)
(2) First layer: Graphic display
(3) Second layer: Graphic display
(4) Third layer: Graphic display
2. Display memory allocation
(1) First layer (graphic display)

Number of characters in horizontal direction $=320 / 8=40$
Number of characters in vertical direction $=240 / 1=240$
Therefore, the required size of memory is $40 \times 240=9,600$ bytes .
(2) Second and third layers (graphic display)

For the first layer, the required size of memory is $40 \times 240=9,600$ bytes each.
[Relationship between display and memory]
4B00h
Third layer (graphics)
(9,600 bytes)

3. Example of basic register settings

| SYSTEM SET | Determination of $\mathrm{TC} / \mathrm{R}$ |
| :--- | :--- |
| $\mathrm{C}=40 \mathrm{H}$ |  |
| $\mathrm{P} 1=30 \mathrm{H}$ | Assuming $\mathrm{f}_{\mathrm{FR}}=60 \mathrm{~Hz}$ |
| $\mathrm{P} 2=87 \mathrm{H}$ | when $\mathrm{f}_{\mathrm{OSC}}=6 \mathrm{MHz}$, |
| $\mathrm{P} 3=00 \mathrm{H}$ |  |
| $\mathrm{P} 4=27 \mathrm{H}$ | $6 \mathrm{MHz}=\{[\mathrm{TC} / \mathrm{R}] \times 9+1\} \times 240 \times 60$ |
| $\mathrm{P} 5=2 \mathrm{DH}$ | Therefore, $[\mathrm{TC} / \mathrm{R}]=46$ |
| $\mathrm{P} 6=\mathrm{EFH}$ | TC/R $=2 \mathrm{DH}$ |
| $\mathrm{P} 7=28 \mathrm{H}$ |  |
| $\mathrm{P} 8=00 \mathrm{H}$ |  |

SCROLL
$\mathrm{C}=44 \mathrm{H}$
$\mathrm{P} 1=00 \mathrm{H}$
$\mathrm{P} 2=00 \mathrm{H}$
$\mathrm{P} 3=\mathrm{F} 0 \mathrm{H}$
$\mathrm{P} 4=80 \mathrm{H}$
$\mathrm{P} 5=25 \mathrm{H}$
$\mathrm{P} 6=\mathrm{F} 0 \mathrm{H}$
P7 $=00 \mathrm{H}$
$\mathrm{P} 8=4 \mathrm{BH}$
$\mathrm{P} 9=* \mathrm{H}$
$\mathrm{P} 10=$ * $\mathrm{H} \quad$ *: don't care
CSRFORM
$\mathrm{C}=5 \mathrm{DH}$
P1 $=04 \mathrm{H}$
$\mathrm{P} 2=86 \mathrm{H}$
HDOT SCR
$\mathrm{C}=5 \mathrm{AH}$
$\mathrm{P} 1=00 \mathrm{H}$
OVLAY
$\mathrm{C}=5 \mathrm{BH}$
$\mathrm{P} 1=00 \mathrm{H}$
DISP ON/OFF
$\mathrm{C}=59 \mathrm{H}$
$\mathrm{P} 1=16 \mathrm{H}$

### 4.4 Character Fonts and Character Codes

### 4.4.1 Character Fonts (Internal CG)



Note: The character size is $5 \times 7$ dots. $\quad$ represents a $6 \times 8$-dot entirely black pattern.

### 4.4.2 Character Codes

Relationship between Character Codes and Those Usable as CG RAM (for combined use with internal CG ROM)

Table 4-3 Character Codes


## 5 Specifications

### 5.1 Absolute Maximum Ratings

| Parameter | Symbol | Rating | Unit | Remark |
| :---: | :---: | :---: | :---: | :---: |
| Power Supply Voltage | $\mathrm{HV}_{\mathrm{DD}}$ | $-0.3-7.0$ | V |  |
|  | $\mathrm{LV}_{\mathrm{DD}}$ | $-0.3-4.0$ | V |  |
| Input Voltage | $\mathrm{HV}_{\mathrm{IN}}$ | $-0.3-\mathrm{HV}$ DD +0.5 | V |  |
|  | $\mathrm{LV}_{\mathrm{IN}}$ | $-0.3-\mathrm{LV}_{\mathrm{DD}}+0.5$ | V |  |
| Output Voltage | $\mathrm{HV}_{\mathrm{OUT}}$ | $-0.3-\mathrm{HV} \mathrm{DD}+0.5$ | V |  |
|  | $\mathrm{LV}_{\mathrm{OUT}}$ | $-0.3-\mathrm{LV} \mathrm{DD}+0.5$ | V |  |
| Output Current per Pin | $\mathrm{I}_{\mathrm{OUT}}$ | $\pm 30$ | mA |  |
| Operating Temperature | $\mathrm{T}_{\text {opr }}$ | $-40-85$ | ${ }^{\circ} \mathrm{C}$ |  |
| Storage Temperature | $\mathrm{T}_{\text {stg }}$ | $-65-150$ | ${ }^{\circ} \mathrm{C}$ |  |
| Soldering Temperature and Time | $\mathrm{T}_{\text {solder }}$ | Heat resistance rank SE 2 | - |  |

Note: 1. When using a power supply with high impedance, a large potential difference between the chip's internal power supply voltage and the input voltage may occur, thus making the power supply susceptible to latch-up. Therefore, pay particular attention to the power supply and its wiring.
2. All voltage are based on $\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$
3. The symbol $\mathrm{H}^{* * *}$ indicates 5 V -block pins; $\mathrm{L}^{* * *}$ indicates 3.3 V -block pins.

### 5.2 Recommended Operating Conditions

| Parameter | Symbol | Test Condition | Rated Value |  |  | Unit | Applicable Pins |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |  |
| Power Supply Voltage (High Voltage) | HIOVDD | $\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$ | 4.5 | 5.0 | 5.5 | V | HIOVDD |
|  |  |  | 3.0 | 3.3 | 3.6 |  |  |
| Power Supply Voltage (Low Voltage) | NIOVDD | $\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$ | 4.5 | 5.0 | 5.5 | V | NIOVDD |
|  |  |  | 3.0 | 3.3 | 3.6 |  |  |
| Core Power Supply Voltage | COREVDD | $\mathrm{V}_{\text {SS }}=0 \mathrm{~V}$ | 3.0 | 3.3 | 3.6 | V | COREVDD |
| Input Voltage | HIOVIN | - | $\mathrm{V}_{\text {SS }}$ | - | HIOVDD | V |  |
| Input Voltage | NIOVIN | - | $\mathrm{V}_{\text {SS }}$ | - | NIOVDD | V |  |
| Operating Temperature | TOPR | - | -20 | 25 | 70 | ${ }^{\circ} \mathrm{C}$ |  |

### 5.3 Electrical Characteristics

$\left[\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{HV}_{\mathrm{DD}}=4.5-5.5 \mathrm{~V}, \mathrm{Ta}=-40-85^{\circ} \mathrm{C}\right]$

| Parameter | Symbol | Test Condition | Rated Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| Input Leakage Current |  |  |  | - |  | uA |
| OFF-state Leakage Current | $\mathrm{I}_{\mathrm{OZ}}$ | -Note 2) | -1 | - | 1 | uA |
| High Level Output Voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-8.0 \mathrm{~mA} \\ & \mathrm{HV}_{\mathrm{DD}}=\mathrm{Min} \end{aligned}$ | $\mathrm{HV}_{\mathrm{DD}}-0.4$ | - | - | V |
| Low Level Output Voltage | $\mathrm{V}_{\text {OL }}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~m} \\ & \mathrm{HV}_{\mathrm{DD}}=\mathrm{Min} \end{aligned}$ | - | - | 0.4 | V |
| High Level Input Voltage | $\mathrm{V}_{\text {IH1 }}$ | CMOS level $H V_{D D}=\operatorname{Max}$ | 3.5 | - | - | V |
| Low Level Input Voltage | $\mathrm{V}_{\text {IL1 }}$ | CMOS level $\mathrm{HV}_{\mathrm{DD}}=\mathrm{Min}$ | - | - | 1.0 | V |
| Positive Trigger Voltage | $\mathrm{V}_{\text {T1+ }}$ | CMOS Schmitt | 2.0 | - | 4.0 | V |
| Negative Trigger Voltage | $\mathrm{V}_{\mathrm{Tl} \text { - }}$ | CMOS Schmitt | 0.8 | - | 3.1 | V |
| Hysteresis Voltage | $\mathrm{V}_{\mathrm{HI}}$ | CMOS Schmitt | 0.3 | - | - | V |
| High Level Input Voltage | $\mathrm{V}_{\mathrm{IH} 2}$ | TTL level $\mathrm{HV}_{\mathrm{DD}}=\mathrm{Max}$ | 2.0 | - | - | V |
| Low Level Input Voltage | $\mathrm{V}_{\text {IL2 }}$ | TTL level $\mathrm{HV}_{\mathrm{DD}}=\mathrm{Min}$ | - | - | 0.8 | V |
| Pulldown Resistance | $\mathrm{R}_{\mathrm{PD}}$ | $\mathrm{VI}=\mathrm{HV}_{\mathrm{DD}}$ | 30 | 60 | 144 | k $\Omega$ |
| Operating Supply Current | $\mathrm{I}_{\text {opr }}$ | $\begin{aligned} & \hline \mathrm{f}_{\text {OSC }}=10 \mathrm{MHz} \\ & \text { Nonloaded } \\ & 256 \times 200 \mathrm{dot} \end{aligned}$ | - | TBD | TBD | mA |
| Quiescent Supply Current (between $\mathrm{HV}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{SS}}$ ) | $\mathrm{I}_{\mathrm{QH}}$ | $\begin{aligned} & \text { Sleep mode } \\ & \text { XCG1, CS\#, }{ }^{-R D \# ~=~ V}{ }_{\text {DD }} \end{aligned}$ | - | - | 30 | uA |
| Quiescent Supply Current (between $\mathrm{LV}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{SS}}$ ) | $\mathrm{I}_{\mathrm{QH}}$ | Sleep mode XCG1, CS\#, $\mathrm{RD} \#=\mathrm{V}_{\mathrm{DD}}$ | - | - | 35 | uA |

Note: 1. The pulse applied to the RESET\# pin must be held low for $200 \mu \mathrm{~s}$ or more to be effective. However, avoid keeping the input pulse active for more than several seconds because the LCD's d.c. drive capability may be adversely affected.
2. The VB0-DB7 pins come with a feedback circuit, so that even when input becomes high impedance, the pins retain the state held immediately before. Therefore, input voltage of an intermediate level allows input current to flow to the pin.

| Parameter | Symbol | Test Condition | $\left[\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{VDD}=\mathrm{LV}_{\mathrm{DD}}=3.3-0.3 \mathrm{~V}, \mathrm{Ta}=-40-85^{\circ} \mathrm{C}\right]$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Rated Value |  |  | Unit |
|  |  |  | Min. | Typ. | Max. |  |
| Input Leakage Current OFF-state Leakage Current | $\begin{gathered} \mathrm{I}_{\mathrm{LI}} \\ \mathrm{I}_{\mathrm{OZ}} \end{gathered}$ | - Note 2) | $\begin{aligned} & \hline-1 \\ & -1 \end{aligned}$ | - | $1$ | $\overline{\mathrm{uA}}$ <br> uA |
| High Level Output Voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-6.0 \mathrm{~mA} \\ & \mathrm{HV}_{\mathrm{DD}}=\mathrm{Min} \end{aligned}$ | $\mathrm{HV}_{\mathrm{DD}}-0.4$ | - | - | V |
| Low Level Output Voltage | $\mathrm{V}_{\text {OL }}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{OL}}=6.0 \mathrm{~m} \\ & \mathrm{HV}_{\mathrm{DD}}=\mathrm{Min} \end{aligned}$ | - | - | 0.4 | V |
| High Level Input Voltage | $\mathrm{V}_{\text {IH1 }}$ | LVTTL level $\mathrm{V}_{\mathrm{DD}}=\mathrm{Max}$ | 2.0 | - | - | V |
| Low Level Input Voltage | $\mathrm{V}_{\text {IL1 }}$ | LVTTL level $\mathrm{V}_{\mathrm{DD}}=\mathrm{Min}$ | - | - | 0.8 | V |
| Positive Trigger Voltage | $\mathrm{V}_{\text {T1+ }}$ | LVTTL Schmitt | 1.1 | - | 2.4 | V |
| Negative Trigger Voltage | $\mathrm{V}_{\text {T1- }}$ | LVTTL Schmitt | 0.6 | - | 1.8 | V |
| Hysteresis Voltage | $\mathrm{V}_{\mathrm{HI}}$ | LVTTL Schmitt | 0.1 | - | - | V |
| Pulldown Resistance | $\mathrm{R}_{\mathrm{PD}}$ | $\mathrm{VI}=\mathrm{V}_{\mathrm{DD}}$ | 20 | 50 | 120 | k $\Omega$ |
| Operating Supply Current | $\mathrm{I}_{\text {opr }}$ | $\begin{aligned} & \hline \mathrm{f}_{\text {OSC }}=10 \mathrm{MHz} \\ & \text { Nonloaded } \\ & 256 \times 200 \mathrm{dot} \end{aligned}$ | - | TBD | TBD | mA |
| Quiescent Supply Current (between $\mathrm{LV}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{SS}}$ ) | $\mathrm{I}_{\mathrm{QH}}$ | $\begin{array}{\|l} \text { Sleep mode } \\ \text { XCG1, CS\#, RD\# = V } \end{array}$ | - | - | 35 | uA |

### 5.4 Timing Characteristics

### 5.4.1 System Bus (Generic Bus/80-series MPU)



* MCLK denotes CLKI or the internally generated system clock.

Gemeric Bus Interface Timing

|  |  | $\left[\mathrm{V}_{\text {SS }}=0 \mathrm{~V}, \mathrm{~V}_{\text {DD }}=4.5-5.5 \mathrm{~V}, \mathrm{Ta}=-40-85^{\circ} \mathrm{C}\right]$ |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter | Spec |  | Unit |
|  |  | Min. | Max. |  |
| $\mathrm{f}_{\text {CLK }}$ | BUS clock frequency | - | 64 | MHz |
| $\mathrm{T}_{\text {CLK }}$ | BUS clock period | $1 / \mathrm{f}_{\text {CLK }}$ | - | ns |
| t1 | AB [16:0] setrup to first CLK rising edge where CS\# $=0$ and either RD\# $=0$ or WR\# $=0$ | 11 | - | ns |
| t2 | CS\# setup to CLK rising edge | 9 | - | ns |
| t3 | RD\#, WR\# setup to CLK rising edge | 9 | - | ns |
| t4 | RD\#, WR\# state change to WAIT\# driven low | 1 | 5 | ns |
| t5 | RD\# falling edge to DB [15:0] driven (ead cycle) | $3 \mathrm{Tc}+9 \mathrm{~ns}$ | - | Tclk |
| t6 | DB [15:0] setup to 4th rising CLK edge after CS\# $=0$ and WR\# $=0$ | 1 | - | $\mathrm{T}_{\text {CLK }}$ |
| t7 | AB [16:0], CS\# hold from RD\#, WR\# rising edge | 8 | - | ns |
| t8 | CS\# deasserted to reasserted <br> - When read <br> - when Write (next cycle = write cycle) <br> - when Write (next cycle = read cycle) | $\begin{gathered} 1 \mathrm{Tclk} \\ 2 \mathrm{Tclk}+8 \mathrm{~ns} \\ 5 \mathrm{Tclk}+8 \mathrm{~ns} \end{gathered}$ | - | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \end{aligned}$ |
| t9 | WAIT\# rising edge to RD\#, WR\# rising edge | 0 | - | ns |
| t10 | WR\#, RD\# deasserted to reasserted <br> - When read <br> - when Write (next cycle = write cycle) <br> - when Write (next cycle = read cycle) | $\begin{gathered} 1 \mathrm{Tclk} \\ 2 \mathrm{Tclk}+8 \mathrm{~ns} \\ 5 \mathrm{Tclk}+8 \mathrm{~ns} \end{gathered}$ | - | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \end{aligned}$ |
| t11 | Rising edge of either RD\# or WR\# to WAIT\# high impedance 0.5 TCLK | - | 0.5 | $\mathrm{T}_{\text {CLK }}$ |
| t12 | D [15 : 0] hold from WR\# rising edge (write cycle) | 1 | - | ns |
| t13 | D [15:0] hold from RD\# rising edge (read cycle) | 1 | - | ns |
| t14 | Cycle Length Read <br>  Write (next write cycle) <br>  Write (next read cycle) | $\begin{gathered} \hline 6 \\ 7 \\ 10 \end{gathered}$ | - | $\mathrm{T}_{\text {CLK }}$ |

Gemeric Bus Interface Timing

|  |  | SS $=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}$ | -3.6V | - 85 |
| :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter | Spec |  | Unit |
|  |  | Min. | Max. |  |
| $\mathrm{f}_{\text {CLK }}$ | BUS clock frequency | - | 64 | MHz |
| $\mathrm{T}_{\text {CLK }}$ | BUS clock period | 1/f $\mathrm{f}_{\text {CLK }}$ | - | ns |
| t1 | AB [16:0] setrup to first CLK rising edge where CS\# $=0$ and either RD\# $=0$ or $\mathrm{WR} \#=0$ | 12 | - | ns |
| t2 | CS\# setup to CLK rising edge | 11 | - | ns |
| t3 | RD\#, WR\# setup to CLK rising edge | 11 | - | ns |
| t4 | RD\#, WR\# state change to WAIT\# driven low | 1 | 7 | ns |
| t5 | RD\# falling edge to DB [15:0] driven (ead cycle) | $3 \mathrm{Tc}+11 \mathrm{~ns}$ | - | Tclk |
| t6 | DB [15:0] setup to 4th rising CLK edge after CS\# = 0 and WR\# $=0$ | 1 | - | $\mathrm{T}_{\text {CLK }}$ |
| t7 | AB [16:0], CS\# hold from RD\#, WR\# rising edge | 10 | - | ns |
| t8 | CS\# deasserted to reasserted <br> - When read <br> - when Write (next cycle = write cycle) <br> - when Write (next cycle = read cycle) | $\begin{gathered} 1 \mathrm{Tclk} \\ 2 \mathrm{Tclk}+10 \mathrm{~ns} \\ 5 \mathrm{Tclk}+10 \mathrm{~ns} \end{gathered}$ | - | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \end{aligned}$ |
| t9 | WAIT\# rising edge to RD\#, WR\# rising edge | 0 | - | ns |
| t10 | WR\#, RD\# deasserted to reasserted <br> - When read <br> - when Write (next cycle = write cycle) <br> - when Write (next cycle = read cycle) | $\begin{gathered} 1 \mathrm{Tclk} \\ 2 \mathrm{Tclk}+10 \mathrm{~ns} \\ 5 \mathrm{Tclk}+10 \mathrm{~ns} \end{gathered}$ | - | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \end{aligned}$ |
| t11 | Rising edge of either RD\# or WR\# to WAIT\# high impedance 0.5 TCLK | - | 0.5 | $\mathrm{T}_{\text {CLK }}$ |
| t12 | $\mathrm{D}[15: 0]$ hold from WR\# rising edge (write cycle) | 1 | - | ns |
| t13 | D [15:0] hold from RD\# rising edge (read cycle) | 1 | - | ns |
| t14 | Cycle Length Read <br>  Write (next write cycle) <br>  Write (next read cycle) | $\begin{gathered} \hline 6 \\ 7 \\ 10 \end{gathered}$ | - | $\mathrm{T}_{\text {CLK }}$ |

### 5.4.2 System Bus Read/write characteristics II (MC68K-series MPU)



[^1]Motorola M68K\#1 Interface Timing

|  |  | s $=0 \mathrm{~V}, \mathrm{~V}$ | -5.5V | -8 |
| :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter | Spec |  | Unit |
|  |  | Min. | Max. |  |
| $\mathrm{f}_{\text {CLK }}$ | BUS clock frequency | - | 64 | MHz |
| $\mathrm{T}_{\text {CLK }}$ | BUS clock period | 1/f $\mathrm{f}_{\text {CLK }}$ | - | ns |
| t1 | AB [16:0], WR\# (R/W\#) and CS\# and AS\# and RD\# (UDS\#, LDS\#) setup to first CLK rising edge | 9 | - | ns |
| t2 | CS\# and AS\# asserted to WAIT\# (DTACK\#) driven | 1 | 7 | ns |
| t3 | RD\# = 0 (UDS\# = 0 or LDS\# = 0 ) to DB [15:0] driven (read cycle) | 3Tclk+9ns | - | ns |
| t4 | AB [16 : 0], WR\# (R/W\#) and CS\# hold from AS\# rising edge | 0 | - | ns |
| t5 | WAIT\# (DTACK\#) falling edge to RD\# (UDS\#, LDS\#) rising edge | 1 | - | $\mathrm{T}_{\text {CLK }}$ |
| t6 | RD\# (USD\#, LDS\#) deasserted high to reasserted low <br> - When read <br> - when Write (next cycle $=$ write cycle) <br> - when Write (next cycle = read cycle) | $\begin{gathered} 1 \mathrm{Tclk} \\ 2 \mathrm{Tclk}+8 \mathrm{~ns} \\ 5 \mathrm{Tclk}+8 \mathrm{~ns} \end{gathered}$ | - | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \end{aligned}$ |
| t7 | CLK rising edge to WAIT\# (DTACK\#) high impedance | - | $1 \mathrm{~T}_{\text {CLK }}-2$ | ns |
| t8 | AS\# rising edge to WAIT\# (DTACK\#) rising edge | 3 | 12 | ns |
| t9 | DB [15: 0] valid to 4th CLK rising edge where CS\# $=0, \mathrm{AS} \#=0$ and either RD\# = 0 (UDS\# = 0 or LDS\# = 0) (wirte cycle) | 1 | - | $\mathrm{T}_{\text {CLK }}$ |
| t10 | DB [15 : 0] hold from RD\# (UDS\#, LDS\#) falling edge (wirte cycle) | 4 | - | ns |
| t11 | RD\# (UDS\#, LDS\#) rising edge to DB [15:0] high impedance (read cycle) | 6 | - | ns |
| t12 | DB [15:0] valid setup time to 2nd CLK falling edge after WAIT\# (DTACK\#) goes low (read cycle) | 6 | - | ns |
| t13 | t13 Cycle Length Read <br>  Write (next write cycle) <br>  Write (next read cycle) | $\begin{gathered} \hline 7 \\ 8 \\ 11 \end{gathered}$ | - | $\mathrm{T}_{\text {CLK }}$ |

Motorola M68K\#1 Interface Timing

|  |  | $\left[\mathrm{V}_{\text {SS }}=0 \mathrm{~V}, \mathrm{~V}_{\text {DD }}=3.0-3.6 \mathrm{~V}, \mathrm{Ta}=-40-85^{\circ} \mathrm{C}\right]$ |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter | Spec |  | Unit |
|  |  | Min. | Max. |  |
| $\mathrm{f}_{\text {CLK }}$ | BUS clock frequency | - | 64 | MHz |
| $\mathrm{T}_{\text {CLK }}$ | BUS clock period | $1 / \mathrm{f}_{\text {CLK }}$ | - | ns |
| t1 | AB [16:0], WR\# (R/W\#) and CS\# and AS\# and RD\# (UDS\#, LDS\#) setup to first CLK rising edge | 9 | - | ns |
| t2 | CS\# and AS\# asserted to WAIT\# (DTACK\#) driven | 1 | 10 | ns |
| t3 | RD\# = 0 (UDS\# = 0 or LDS\# = 0 ) to DB [15:0] driven (read cycle) | 3Tclk+9ns | - | ns |
| t4 | AB [16 : 0], WR\# (R/W\#) and CS\# hold from AS\# rising edge | 0 | - | ns |
| t5 | WAIT\# (DTACK\#) falling edge to RD\# (UDS\#, LDS\#) rising edge | 1 | - | $\mathrm{T}_{\text {CLK }}$ |
| t6 | RD\# (UDS\#, LDS\#) deasserted high to reasserted low <br> - When read <br> - when Write (next cycle = write cycle) <br> - when Write (next cycle = read cycle) | $\begin{gathered} 1 \mathrm{Tclk} \\ 2 \mathrm{Tclk}+8 \mathrm{~ns} \\ 5 \mathrm{Tclk}+8 \mathrm{~ns} \end{gathered}$ | - | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \end{aligned}$ |
| t7 | CLK rising edge to WAIT\# (DTACK\#) high impedance | - | $1 \mathrm{~T}_{\text {CLK }-2}$ | ns |
| t8 | AS\# rising edge to WAIT\# (DTACK\#) rising edge | 3 | 15 | ns |
| t9 | DB [15:0] valid to 4th CLK rising edge where CS\# = 0 , AS\# $=0$ and either RD\# = 0 (UDS\# = 0 or LDS\# = 0) (wirte cycle) | 1 | - | $\mathrm{T}_{\text {CLK }}$ |
| t10 | DB [15 : 0] hold from RD\# (UDS\#, LDS\#) falling edge (wirte cycle) | 4 | - | ns |
| t11 | RD\# (UDS\#, LDS\#) rising edge to DB [15:0] high impedance (read cycle) | 8 | - | ns |
| t12 | DB [15:0] valid setup time to 2nd CLK falling edge after WAIT\# (DTACK\#) goes low (read cycle) | 8 | - | ns |
| t13 | Cycle Length Read <br>  Write (next write cycle) <br>  Write (next read cycle) | $\begin{gathered} \hline 7 \\ 8 \\ 11 \end{gathered}$ | - | $\mathrm{T}_{\text {CLK }}$ |

### 5.4.3 External Clock Input Characteristics



| Symbol | Parameter | $\left[\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=4.5-5.5 \mathrm{~V}, \mathrm{Ta}=-40-85^{\circ} \mathrm{C}\right]$ |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Unit |
|  |  | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{RCL}}$ | External input clock rise time | - | 2 | ns |
| $\mathrm{t}_{\text {FCL }}$ | External input clock fall time | - | 2 | ns |
| $\mathrm{t}_{\mathrm{W}}$ | High-level pulse width of external input clock | 7 | - | ns |
| $\mathrm{t}_{\mathrm{wL}}$ | Low-level pulse width of external input clock | 7 | - | ns |
| $\mathrm{t}_{\mathrm{CL}}$ | External input clock period | 16.4 | - | ns |

### 5.4.4 LCD Control Signal Timing Characteristics



| Signal | Symbol | Parameter | Spec |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| FPSHIFT <br> (XSCL) | $\mathrm{t}_{\mathrm{CX}}$ | Shift Clock cycle time | *1 |  | ns |
|  | $\mathrm{t}_{\mathrm{WX}}$ | XSCL Clock Pulse | $\mathrm{t}_{\mathrm{CX}} / 2-6$ |  |  |
| FPDAT0 FPDAT3 | $\mathrm{t}_{\mathrm{DH}}$ | XD [ $3: 0]$ hold from XSCL falling edge | $2 \mathrm{t}_{\mathrm{C}}$ |  | ns |
|  | $t_{\text {dS }}$ | XD [3:0] setup to XSCL falling edge | $2 \mathrm{t}_{\mathrm{C}}$ |  |  |
| FPLINE <br> ÅiLPÅj | $\mathrm{t}_{\mathrm{LS}}$ | Latch data setup time | $2 \mathrm{t}_{\mathrm{C}}$ |  | ns |
|  | $\mathrm{twL}^{\text {L }}$ | Latch pulse setup time | $4 \mathrm{t}_{\mathrm{C}}$ |  |  |
|  | $t_{\text {LD }}$ | XSCL rising edge to LP falling edge delay time | 0 |  |  |
| $\begin{aligned} & \text { MOD } \\ & \text { (WF) } \end{aligned}$ | $t_{\text {dF }}$ | WF delay time |  | 6 | ns |
| FPFRAME (YD) | $\mathrm{t}_{\mathrm{DHY}}$ | YSCL falling edge to YD falling edge | ${ }^{2} \mathrm{t}_{\mathrm{C}}$ |  | ns |
| YSCL | $\mathrm{t}_{\text {WY }}$ | YSCL clock pulse width | $4 t_{C}$ |  | ns |

*1

| CNF $[3: 2]$ | XSCL Cycle Time |
| :---: | :---: |
| 00 | $4 \mathrm{Tc}(=$ MCLK $)$ |
| 01 | 8 Tc |
| 10 | 16 Tc |
| 11 | No Support |

## 6 MPU Interface

### 6.1 Connection to the System Bus

The S1D13700 uses a combination of CNF2/3/4, AB15-0, RD\#, WR\#, and CS\# to discriminate information supplied to it via the system data bus as described in Section 2.2 "Pin Functions" on page 9.

In indirect interface mode, AB 0 generally is connected to the least significant bit of the system address bus. CNF2 and CNF3 are provided for changing the functions of S1D13700 pins 58 and 59 to enable the chip to be connected directly to the 80 or 68 -series MPU bus, and are pulled high or low through a resistor when in use. For the 80 -series MPU, the S1D13700 should normally be mapped in I/O space.

### 6.1.1 80-series MPU

<Direct access for the 80 -series interface>

| CNF4 | AB15 <br> - AB1 1 | AB0 | RD\# | WR\# | Function |
| :---: | :---: | :---: | :---: | :---: | :--- |
| 0 | 0 or1 | 0 or1 | 0 | 1 | Read from command/parameter registers |
| 0 | 0 or1 | 0 or1 | 1 | 1 | Write to command/parameter registers |

<Indirect access for the 80 -series interface>

| CNF4 | AB15 <br> - AB1 | AB0 | RD\# | WR\# | Function |
| :---: | :---: | :---: | :---: | :---: | :--- |
| 1 | - | 0 | 0 | 1 | - |
| 1 | - | 1 | 0 | 1 | Data (display data and cursor address) read |
| 1 | - | 0 | 1 | 0 | Data (display data and parameter) write |
| 1 | - | 1 | 1 | 0 | Command write (code only) |

### 6.1.2 68-series MPU

<Direct access for the 68 -series interface>

| CNF4 | AB15 <br> -AB1 | AB0 | WR\# <br> (R/W\#) | RD\# <br> (E) | Function |
| :---: | :---: | :---: | :---: | :---: | :--- |
| 0 | 0 or1 | 0 or1 | 1 | 1 | Read from command/parameter registers |
| 0 | 0 or1 | 0 or1 | 0 | 1 | Write to command/parameter registers |

<Indirect access for the 68 -series interface>

| CNF4 | AB15 <br> - AB1 | AB0 | WR\# <br> $(\mathrm{R} / \mathrm{W} \#)$ | RD\# <br> $(\mathrm{E})$ | Function |
| :---: | :---: | :---: | :---: | :---: | :--- |
| 1 | - | 0 | 1 | 1 | - |
| 1 | - | 1 | 1 | 1 | Data (display data and cursor address) read |
| 1 | - | 0 | 0 | 1 | Data (display data and parameter) write |
| 1 | - | 1 | 0 | 1 | Command write (code only) |

### 6.2 Interfaces with the MPU (Reference)

Z80 System Block Diagram (Indirect)


Z80 System Block Diagram (direct)

NOT SUPPORT

MC6802 System Block Diagram (Indirect)


MC6802 System Block Diagram (direct)

NOT SUPPORT

MC68000 System Block Diagram (Indirect)
6800 I/F (Synchronous)


MC68000 System Block Diagram (direct)
6800 I/F (Synchronous)

NOT SUPPORT

MC68000 System Block Diagram (Indirect)
6800 I/F (Asynchronous)


MC68000 System Block Diagram (direct)
6800 I/F (Asynchronous)


Generic Bus System Block Diagram (Indirect)


Generic Bus System Block Diagram (direct)


## AMERICA

## EPSON ELECTRONICS AMERICA, INC.

## - HEADQUARTERS -

150 River Oaks Parkway
San Jose, CA 95134, U.S.A.
Phone: +1-408-922-0200
Fax: +1-408-922-0238

- SALES OFFICES -


## West

1960 E. Grand Avenue
El Segundo, CA 90245, U.S.A.
Phone: +1-310-955-5300 Fax: +1-310-955-5400

## Central

101 Virginia Street, Suite 290
Crystal Lake, IL 60014, U.S.A.
Phone: +1-815-455-7630 Fax: +1-815-455-7633

## Northeast

301 Edgewater Place, Suite 120
Wakefield, MA 01880, U.S.A.
Phone: +1-781-246-3600 Fax: +1-781-246-5443

## Southeast

3010 Royal Blvd. South, Suite 170
Alpharetta, GA 30005, U.S.A.
Phone: +1-877-EEA-0020 Fax: +1-770-777-2637

## EUROPE

## EPSON EUROPE ELECTRONICS GmbH

- HEADQUARTERS -

Riesstrasse 15
80992 Munich, GERMANY
Phone: +49-(0)89-14005-0 Fax: $+49-(0) 89-14005-110$

## DÜSSELDORF BRANCH OFFICE

Altstadtstrasse 176
51379 Leverkusen, GERMANY
Phone: +49-(0)2171-5045-0 Fax: +49-(0)2171-5045-10

## UK \& IRELAND BRANCH OFFICE

Unit 2.4, Doncastle House, Doncastle Road
Bracknell, Berkshire RG12 8PE, ENGLAND
Phone: +44-(0)1344-381700 Fax: +44-(0)1344-381701

## FRENCH BRANCH OFFICE

1 Avenue de I' Atlantique, LP 915 Les Conquerants Z.A. de Courtaboeuf 2, F-91976 Les Ulis Cedex, FRANCE

Phone: +33-(0)1-64862350 Fax: +33-(0)1-64862355

## BARCELONA BRANCH OFFICE

## Barcelona Design Center

Edificio Testa, Avda. Alcalde Barrils num. 64-68
E-08190 Sant Cugat del Vallès, SPAIN
Phon:+34-93-544-2490 Fax:+34-93-544-2491

## Scotland Design Center

Integration House, The Alba Campus
Livingston West Lothian, EH54 7EG, SCOTLAND
Phone: +44-1506-605040 Fax: +44-1506-605041

## ASIA

EPSON (CHINA) CO., LTD.
23F, Beijing Silver Tower 2\# North RD DongSanHuan
ChaoYang District, Beijing, CHINA
Phone: 64106655 Fax: 64107319

## SHANGHAI BRANCH

7F, High-Tech Bldg., 900, Yishan Road,
Shanghai 200233, CHINA
Phone: 86-21-5423-5577 Fax: 86-21-5423-4677

## EPSON HONG KONG LTD.

20/F., Harbour Centre, 25 Harbour Road
Wanchai, Hong Kong
Phone: +852-2585-4600 Fax: +852-2827-4346
Telex: 65542 EPSCO HX

EPSON TAIWAN TECHNOLOGY \& TRADING LTD.
10F, No. 287, Nanking East Road, Sec. 3
Taipei
Phone: 02-2717-7360 Fax: 02-2712-9164
Telex: 24444 EPSONTB

## HSINCHU OFFICE

13F-3, No. 295, Kuang-Fu Road, Sec. 2
HsinChu 300
Phone: 03-573-9900 Fax: 03-573-9169

EPSON SINGAPORE PTE., LTD.
No. 1 Temasek Avenue, \#36-00
Millenia Tower, SINGAPORE 039192
Phone: +65-337-7911 Fax: $+65-334-2716$

## SEIKO EPSON CORPORATION

## KOREA OFFICE

50F, KLI 63 Bldg., 60 Yoido-dong
Youngdeungpo-Ku, Seoul, 150-763, KOREA
Phone: 02-784-6027 Fax: 02-767-3677

## GUMI OFFICE

6F, Good Morning Securities Bldg.
56 Songjeong-Dong, Gumi-City, 730-090, KOREA
Phone: 054-454-6027 Fax: 054-454-6093

## SEIKO EPSON CORPORATION <br> ELECTRONIC DEVICES MARKETING DIVISION

## IC Marketing Department

IC Marketing \& Engineering Group
421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN
Phone: +81-(0)42-587-5816 Fax: +81-(0)42-587-5624
ED International Marketing Department
421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN
Phone: +81-(0)42-587-5814 Fax: +81-(0)42-587-5117


In pursuit of "Saving" Technology, Epson electronic devices. Our lineup of semiconductors, displays and quartz devices assists in creating the products of our customers' dreams. Epson IS energy savings.


[^0]:    - C The command alone has the following initial reset functions:
    - Resets the internal timing circuit.
    - Turns display off.
    - Deactivates sleep mode (internal operation stopped state) (thus starting the oscillator).

    To deactivate sleep mode, make sure the command and one parameter ( P 1 ) are input.
    In direct interface mode, clearing the SleepIn bit has the same effect.

[^1]:    * MCLK denotes CLKI or the internally generated system clock.

