



FT3267

Self-Capacitive Touch Panel Controller

INTRODUCTION

The FT3267 are single-chip capacitive touch panel controller IC with a built-in 16 bit enhanced Micro-controller unit (MCU). They adopt the self-capacitance technology, which supports multi touch. In conjunction with a self-capacitive touch panel, The FT3267 implement the user-friendly input function and is widely used in various wearable devices.

FEATURES

- Support Local Capacitance Sensing Technology (LCST) for single layer multi-touch application.
- Absolute X and Y coordinates or gesture
- High immunity to RF and power Interferences
- Auto-calibration: Insensitive to Capacitance and Environmental Variations
- Built-in Enhanced MCU
- FT3267 supports up to 22 channels of sensors /drivers
- Report Rate: Up to 100Hz
- Support Interfaces :I2C
- Support single film material TP and triangle pattern without additional shield

- Internal accuracy ADC and smooth filters
- Support 2.8V to 3.6V Operating Voltage
- Support independent IOVCC
- Built-in LDO for Digital Circuits
- High efficient power management with 3 Operating Modes
 - Active Mode
 - Monitor Mode
 - Hibernation Mode
- Operating Temperature Range: -40°C to +85°C
- ESD:HBM≥7500V, MM≥500V



TABLE OF CONTENTS

IN	ITROI	OUCTION]
FI	EATII	RES	
1			1
•			
	1.1	TYPICAL APPLICATIONS	1
2	FUI	NCTIONAL DESCRIPTION	1
	2.1		1
	2.2	MCI	2
	2.3	OPERATION MODES	
	2.4	SERIAL INTERFACE	
	2.4.	<i>l I2C</i>	
3	ELI	CTRICAL SPECIFICATIONS	4
_			4
	3.1	ABSOLUTE MAXIMUM RATINGS	4
	3.2	DC CHARACTERISTICS	4
	3.3		5
	3.4	I/O PORTS CIRCUITS	6
	3.5	POWER ON/RESET/WAKE SEQUENCE	6
4	PIN	CONFIGURATIONS	9
5	DA4	CKACE INFORMATION	11
J	rau	AAGE INFURIMATION	11
	5.1	PACKAGE INFORMATION OF OFN-4x4-32L 1	PACKAGE

1 OVERVIEW

1.1 Typical Applications

FT3267 support up to 1.4 inch Touch Panel for wearable device

Madal Nama	Panel		Packag	e	Touch Donal Cine
Model Name	Channel	Type	Pin	Size	Touch Panel Size
FT3267	22	QFN4*4	32	0.5-P0.4	≤1. 4 inch

2 FUNCTIONAL DESCRIPTION

2.1 Architectural Overview

Figure 2-1 shows the overall architecture for the FT3267.




Figure 2-1 FT3267 System Architecture Diagram

The FT3267 is comprised of five main functional parts listed below,

• Touch Panel Interface Circuits

The main function for the AFE and AFE controller is to interface with the touch panel. It scans the panel by sending AC signals to the panel and processes the received signals from the panel. So it supports both driver and Sensor functions. Key parameters to configure this circuit can be sent via serial interfaces.

• Enhanced MCU

For the Enhanced MCU, larger program and data memories are supported. Furthermore, A Flash ROM is implemented to store programs and some key parameters.

Complex signal processing algorithms are implemented by MCU to detect the touches reliably and efficiently.

Communication protocol software is also implemented on this MCU to exchange data and control information with the host processor.

• External Interface

- > I2C: an interface for data exchange with host
- > INT: an interrupt signal to inform the host processor that touch data is ready for read
- > RSTN: an external low signal reset the chip.
- A watch dog timer is implemented to ensure the robustness of the chip.
- A voltage regulator to generate 1.5V for digital circuits from the input VDDA supply.

2.2 MCU

This section describes some critical features and operations supported by the Enhanced MCU.

Figure 2-2 shows the overall structure of the MCU block. In addition to the Enhanced MCU core, we have added the following circuits,

- Memory: 48KB FlashData Memory: 5KB SRAM
- Timer: A number of timers are available to generate different clocks
- Master Clock: 18MHz from a 36MHz RC Oscillator
- Clock Manager: To control various clocks under different operation conditions of the system




Figure 2-2 MCU Block Diagram

2.3 Operation Modes

FT3267 operates in the following three modes:

Active Mode

In this mode, FT3267 actively scans the panel. The default scan rate is 60 frames per second. The host processor can configure FT3267 to speed up or to slow down.

• Monitor Mode

In this mode, FT3267 scans the panel at a reduced speed. The default scan rate is 25 frames per second and the host processor can increase or decrease this rate. When in this mode, most algorithms are stopped. A simpler algorithm is being executed to determine if there is a touch or not. When a touch is detected, FT3267 shall enter the Active mode immediately to acquire the touch information quickly. During this mode, the serial port is closed and no data shall be transferred with the host processor

Hibernation Mode

In this mode, the chip is set in a power down mode. It shall respond to the "RESET" or "Wakeup" signal from the host processor. The chip therefore consumes very little current, which help prolong the standby time for the portable devices.

Host Interface Figure 2-3 shows the interface between a host processor and FT3267. This interface consists of the following three sets of signals:

- Serial Interface
- Interrupt from FT3267 to the Host
- Reset Signal from the Host to FT3267




Figure 2-3 Host Interface Diagram

The serial interface of FT3267 is I2C. The details of this interface are described in detail in Section 2.4. The interrupt signal (/INT) is used for FT3267 to inform the host that data are ready for the host to receive. The RSTN signal is used for the host to reset FT3267. After resetting, FT3267 shall enter the Active mode.

2.4 Serial Interface

FT3267 supports the I2C interfaces, which can be used by a host processor or other devices

2.4.1 I2C

The I2C is always configured in the Slave mode. The data transfer format is shown in Figure 2-4.




Figure 2-4 I2C Serial Data Transfer Format




Figure 2-5 I2C master write, slave read




Figure 2-6 I2C master read, slave write

Table 2-1 lists the meanings of the mnemonics used in the above figures.

Table 2-1 Mnemonics Description

Mnemonics	Description
S	I2C Start or I2C Restart
A[6:0]	Slave address
R/W	READ/WRITE bit, '1' for read, '0' for write
A(N)	ACK(NACK)
P	STOP: the indication of the end of a packet (if this bit is missing, S will indicate the end of the current packet and the beginning of the next packet)

I2C Interface Timing Characteristics is shown in Table 2-2.

Table 2-2 I2C Timing Characteristics

		A000a	- 100	
Parameter		Min	Max	Unit
SCL frequency		10	400	KHz
Bus free time between a STOP and START condition		4.7	\	us
Hold time (repeated) START condition		4.0	/	us
Data setup time	. </td <td>250</td> <td>/</td> <td>ns</td>	250	/	ns
Setup time for a repeated START condition		4.7	\	us
Setup Time for STOP condition		4.0	\	us

3 ELECTRICAL SPECIFICATIONS

3.1 Absolute Maximum Ratings

Table 3-1 Absolute Maximum Ratings

Item	Symbol	Value	Unit	Note
Power Supply Voltage	VDDA - VSSA	- 0.3 ∼ +3.6	V	1, 2
Power Supply Voltage2	VDD3 - VSS	- 0.3 ∼ +3.6	V	1, 3
I/O Digital Voltage	IOVCC	1.8~3.6	V	1
Operating Temperature	Topr	- 40 ∼ +85	$^{\circ}$	1
Storage Temperature	Tstg	- 55 ∼ +150	$^{\circ}$	1

Notes

3.2 DC Characteristics

Table 3-2 DC Characteristics (VDDA=2.8~3.6V, Ta=-40~85°C)

Item	Symbol	Test Condition	Min.	Typ.	Max.	Unit	Note
Input high-level voltage	VIH		0.7 x IOVCC	-	IOVCC	V	
Input low -level voltage	VIL		-0.3	-	0.3 x IOVCC	V	
Output high -level voltage	VOH	IOH=-0.1mA	0.7 x IOVCC	-	-	V	
Output low -level voltage	VOL	IOH=0.1mA	-	-	0.3 x IOVCC	V	

^{1.} If used beyond the absolute maximum ratings, FT3267 may be permanently damaged. It is strongly recommended that the device be used within the electrical characteristics in normal operations. If exposed to the condition not within the electrical characteristics, it may affect the reliability of the device.

^{2.} Make sure VDDA (high) ≥VSSA (low).

^{3.} Make sure VDD3(high) ≥VSS(low).

I/O leakage current	ILI	Vin=0~VDDA	-1	-	1	μΑ	
Current consumption (Normal operation mode)	Iopr	VDDA =VDD3= 2.8V Ta=25°C MCLK=18MHz	-	4	-	mA	
Current consumption (Monitor mode)	Imon	VDDA =VDD3= 2.8V Ta=25 °C MCLK=18MHz	-	100	1	uA	
Current consumption (Sleep mode)	Islp	VDDA =VDD3= 2.8V Ta=25°C	-	55	-	uA	
Step-up output voltage	VDD5	VDDA = VDD3=2.8V	-	5	-	V	
Power Supply voltage	VDDA VDD3		2.8	-	3.6	V	

3.3 AC Characteristics

Table 3-3 AC Characteristics of Oscillators

Item	Symbol	Test Condition	Min	Тур.	Max	Unit	Note
OSC clock 1	fosc1	VDDA= 2.8V; Ta=25 °C	34.64	36	36.36	MHz	

Table 3-4 AC Characteristics of sensor

Item	Symbol	Test Condition	Min	Тур.	Max	Unit	Note
Sensor acceptable clock	ftx	VDDA= 2.8V; Ta=25℃	0	100	300	KHz	
Sensor output rise time	Ttxr	VDDA= 2.8V; Ta=25°C	-	100	-	nS	
Sensor output fall time	Ttxf	VDDA= 2.8V; Ta=25°C	-	80	-	nS	
Sensor input voltage	Trxi	VDDA= 2.8V; Ta=25°C	-	5	-	V	

CONT




Figure 3-1 Digital In/Out Port Circuit




Figure 3-2 Reset Input Port Circuits

3.5 POWER ON/Reset/Wake Sequence

The GPIO such as INT and I2C are advised to be low before powering on. Reset should be pulled down to be low before powering on. INT signal will be sent to the host after initializing all parameters and then start to report points to the host. If Power is down, the voltage of supply must be below 0.3V and Trst is more than 5ms.




Figure 3-7 Power on time




Figure 3-8 Power Cycle requirement




Figure 3-9 Power on Sequence

Reset time must be enough to guarantee reliable reset, the time of starting to report point after resetting approach to the time of starting to report point after powering on.




Table 3-5 Power on/Reset/Wake Sequence Parameters

Parameter	Description	Min	Max	Units


Tris	Rise time from 0.1VDD to 0.9VDD	-	3	ms
Tpon	Time of starting to report point after powering on	300	-	ms
Tprt	Time of being low after powering on	1	-	ms
Trsi	Time of starting to report point after resetting	300	-	ms
Trst	Reset time	5	-	ms



4 PIN CONFIGURATIONS

Table 4-1 Pin Definition of FT3267


Name	Pin No.	Туре	Description
VREF	1	PWR	Generated internal reference voltage. A $1\mu F$ ceramic capacitor to ground is required.
S1	2	I/O	Capacitance sensor /driver channel
S2	3	I/O	Capacitance sensor /driver channel
S3	4	I/O	Capacitance sensor /driver channel
S4	5	I/O	Capacitance sensor /driver channel
S5	6	I/O	Capacitance sensor /driver channel
S6	7	I/O	Capacitance sensor /driver channel
S7	8	I/O	Capacitance sensor /driver channel
S8	9	I/O	Capacitance sensor /driver channel
S9	10	I/O	Capacitance sensor /driver channel
S10	11	I/O	Capacitance sensor /driver channel
S11	12	I/O	Capacitance sensor /driver channel
S12	13	I/O	Capacitance sensor /driver channel
S13	14	I/O	Capacitance sensor /driver channel
S14	15	I/O	Capacitance sensor /driver channel
S15	16	I/O	Capacitance sensor /driver channel
S16	17	I/O	Capacitance sensor /driver channel
S17	18	I/O	Capacitance sensor /driver channel
S18	19	I/O	Capacitance sensor /driver channel
S19	20	I/O	Capacitance sensor /driver channel
S20	21	I/O	Capacitance sensor /driver channel
S21	22	I/O	Capacitance sensor /driver channel
S22	23	I/O	Capacitance sensor /driver channel
VDD5	24	PWR	High voltage power supply from the charge pump LDO generated internally. A 1μF ceramic to ground is required.
VDDA	25	PWR	Analog power supply, A 1µF ceramic capacitor to ground is required.
VDDD	26	PWR	Digital power supply. A 1μF ceramic capacitor to ground is required.
RSTN	27	I	External Reset, Low is active
IOVCC	28	PWR	I/O power supply
SCL	29	I/O	I2C clock input
SDA	30	I/O	I2C data input and output
INT	31	I/O	External interrupt to the host
SYNC	32	I	External signal




FT3267 Package Diagram

5 PACKAGE INFORMATION

5.1 Package Information of QFN-4x4-32L Package





Item	Symbol	Millimeter		
		Min	Type	Max
Total Thickness	A	0.45	0.5	0.55
Stand Off	A1	0	0.035	0.05
Mold Thickness	A2		0.3	
L/F Thickness	A3	0.203 REF		
Lead Width	b	0.15	0.20	0.25
Body Size	D	4 BSC		
	Е	4 BSC		
Lead Pitch	e	0.4 BSC		
EP Size	J	2.6	2.7	2.8
	K	2.6	2.7	2.8
Lead Length	L	0.25	0.3	0.35
Package Edge Tolerance	aaa	0.1		
Mold Flatness	bbb	0.1		
Co Planarity	ccc	0.08		
Lead Offset	ddd	0.1		
Exposed Pad Offset	eee	0.1		

END OF DATASHEET