

INTELLIGENT SERIAL LCD MODULE SPECIFICATIONS



Crystalfontz Model Number	CFA633-YYB-KS Revision v1.5a August 2005 Revision k1.9 August 2005	
Hardware Version		
Firmware Version		
Data Sheet Version	Revision 3.0, March 2010	
Product Pages	http://www.crystalfontz.com/product/CFA633YYBKS.html	

Crystalfontz America, Incorporated

12412 East Saltese Avenue Spokane Valley, WA 99216-0357

Phone: 888-206-9720 Fax: 509-892-1203

Email: techinfo@crystalfontz.com
uww.crystalfontz.com



REVISION HISTORY

HARDWARE			
2005/08/01	Start Public Version Tracking. Current hardware version: v1.5a		

FIRMWARE		
2005/08/01	Start Public Version Tracking. Current firmware version: vk1.9	

Current tirmware version: VK1.9					
DATASHEET					
2010/03/30	Current Data Sheet version: v3.0 Changes since last revision (v2.0): Wherever listed, changed cable part numbers to include dashes ("-") to match how they appear on our website. In ORDERING INFORMATION (Pg. 10), added a list of all variants in the CFA633 series. In PHYSICAL CHARACTERISTICS (Pg. 11) table, corrected Active Area height from "11.2" to "11.5". Also corrected this dimension on website page under Tech Specs tab. Dimension was correct in all drawings, including MODULE OUTLINE DRAWING (Pg. 50). Dimension has not changed. Added Module Longevity (EOL / Replacement Policy) (Pg. 14). In command 33 (0x21): Set Baud Rate (Pg. 45), corrected "data [1]" to "data [0]". Revised CARE AND HANDLING PRECAUTIONS (Pg. 55) section. In APPENDIX C: SAMPLE CODE (INCLUDES ALGORITHMS TO CALCULATE THE CRC) (Pg. 62), Added section with hypertext links to our free downloadable code. Added Algorithm 2B: "C" Improved Bit Shift Implementation (Pg. 65). This is a simplified algorithm that implements the CRC. In sample code for Algorithm 1: "C" Table Implementation (Pg. 62) and Algorithm 2: "C" Bit Shift Implementation (Pg. 63), added typedefs for "ubyte" and "word". In Algorithm 6: "Perl" Table Implementation (Pg. 70), corrected code from "my \$packet = \$type . \$length . \$data ;" to "my \$packet = chr (hex \$type) .chr (hex \$length) .chr (hex \$data); ". In APPENDIX D: QUALITY ASSURANCE STANDARDS (Pg. 72), added information on Color Definitions.				



DATASHEET (Continued)				
2009/02/02	 Data Sheet version: v2.0 Changes since last revision (vk1.9c): Added APPENDIX E: VISUAL INSPECTION OF SOLDER BRIDGES (Pg. 76). Corrected specification of GPIO pull-up/pull-down mode resistance values from "approximately 5Ω" to "approximately 5kΩ". See 34 (0x22): Set or Se and Configure GPIO Pins (Pg. 49). Deleted "Built-in reprogrammable microcontroller (factory operation)" and "Expandable firmware and configurable hardware can be customized to add specific features for your system needs (tooling fee and minimum order may apply)" from MAIN FEATURES (Pg. 8). Corrected label on Figure 1 Test Circuit Schematic in APPENDIX A: CONNECTING A DS2450 1-WIRE QUAD A/D CONVERTER (Pg. 55) Minor formatting changes so that Appendix E could be added. 			
2005/12/20	 Data Sheet version: vk1.9c Changes since last released version (vk1.9b): Added Character Pitch dimension to PHYSICAL CHARACTERISTICS (Pg. 14). Corrected return packet "type" for command 26 (0x1A): Set Fan Tachometer Glitch Filter (Pg. 44). Corrected return packet "type" for command 27 (0x1B): Query Fan Power & Fail-Safe Mask (Pg. 45). Corrected "type" for 33 (0x21): Set Baud Rate (Pg. 49). Corrected length returned by reply for command 35 (0x23): Read GPIO Pin Levels and Configuration State (Pg. 51). Formatting, content organization, and minor rewording to improve readability. For added convenience, a separate data sheet is available for each CFA633 module variant. 			
2005/08/01	Start Public Version Tracking. Data Sheet version: vk1.9b Changes since last released version (vk1.9a): • Added note on length of command 30 reply (see 30: Read Reporting & Status (Pg. 48).			



The Fine Print

Certain applications using Crystalfontz America, Inc. products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications"). CRYSTALFONTZ AMERICA, INC. PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. Inclusion of Crystalfontz America, Inc. products in such applications is understood to be fully at the risk of the customer. In order to minimize risks associated with customer applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazard. Please contact us if you have any questions concerning potential risk applications.

Crystalfontz America, Inc. assumes no liability for applications assistance, customer product design, software performance, or infringements of patents or services described herein. Nor does Crystalfontz America, Inc. warrant or represent that any license, either express or implied, is granted under any patent right, copyright, or other intellectual property right of Crystalfontz America, Inc. covering or relating to any combination, machine, or process in which our products or services might be or are used.

The information in this publication is deemed accurate but is not guaranteed.

Company and product names mentioned in this publication are trademarks or registered trademarks of their respective owners.

Copyright © 2010 by Crystalfontz America, Inc., 12412 East Saltese Avenue, Spokane Valley, WA 99216-0357 U.S.A.





CONTENTS

MAIN FEATURES	
Comparison to CFA533	
Features	
Module Classification Information	
ORDERING INFORMATION	
SYSTEM BLOCK DIAGRAM	
PHYSICAL CHARACTERISTICS	
TEMPERATURE RANGE	
OPTICAL CHARACTERISTICS	
ELECTRICAL SPECIFICATIONS	
RELIABILITY	
Module Reliability	
Module Longevity (EOL / Replacement Policy)	14
STANDARD (NON-ATX) POWER CONNECTION	16
POWER CONNECTION THROUGH J1 (RS-232)	
ATX POWER SUPPLY POWER AND CONTROL CONNECTIONS	
RS-232 CONNECTIONS	
FAN CONNECTIONS	
DALLAS SEMICONDUCTOR 1-WIRE DEVICE CONNECTIONS	
HOST COMMUNICATIONS	
Packet Structure	
About Handshaking	
Report Codes	
0x80: Key Activity	
0x81: Fan Speed Report	
0x82: Temperature Sensor Report	
Command Codes	_
0 (0x00): Ping Command	
1 (0x01): Get Hardware & Firmware Version	
2 (0x02): Write User Flash Area	
3 (0x03): Read User Flash Area	
4 (0x04): Store Current State As Boot State	
5 (0x05): Reboot CFA633, Reset Host, or Power Off Host	
6 (0x06): Clear LCD Screen	
8 (0x08): Set LCD Contents, Line 2	
9 (0x09): Set LCD Contents, Line 2	
10 (0x0A): Read 8 Bytes of LCD Memory	
11 (0x0B): Set LCD Cursor Position	
11 (0x0B): Set LCD Cursor Position	
13 (0x0D): Set LCD Cursor Style	
14 (0x0E): Set LCD & Keypad Backlight	
16 (0x10): Set Up Fan Reporting	
17 (0x10): Set Op Fair Reporting	
1/ WALL OCIONEUWC	



CONTENTS, CONTINUED

18 (0x12): Read DOW Device Information	
19 (0x13): Set Up Temperature Reporting	36
20 (0x14): Arbitrary DOW Transaction	
21 (0x15): Set Up Live Fan or Temperature Display	37
22 (0x16): Send Command Directly to the LCD Controller	38
23 (0x17): Configure Key Reporting	
24 (0x18): Read Keypad, Polled Mode	
25 (0x19): Set Fan Power Fail-Safe	
26 (0x1A): Set Fan Tachometer Glitch Filter	
27 (0x1B): Query Fan Power & Fail-Safe Mask	41
28 (0x1C): Set ATX Power Switch Functionality	42
29 (0x1D): Enable/Disable and Reset the Watchdog	43
30: Read Reporting & Status	
31 (0x1F): Send Data to LCD	
32: Reserved for CFA631 Key Legends	45
33 (0x21): Set Baud Rate	
34 (0x22): Set or Set and Configure GPIO Pins	
35 (0x23): Read GPIO Pin Levels and Configuration State	47
CHARACTER GENERATOR ROM (CGROM)	
MODULE OUTLINE DRAWING	
KEYPAD OUTLINE DRAWING	
PANEL MOUNTING CUTOUT	
JUMPER LOCATIONS AND FUNCTIONS	
CARE AND HANDLING PRECAUTIONS	
APPENDIX A: CONNECTING A DS2450 1-WIRE QUAD A/D CONVERTER	57
APPENDIX B: CONNECTING A DS1963S SHA IBUTTON	
APPENDIX C: SAMPLE CODE (INCLUDES ALGORITHMS TO CALCULATE THE CRC)	
Sample Code	
Algorithms to Calculate the CRC	
Algorithm 1: "C" Table Implementation	
Algorithm 2: "C" Bit Shift Implementation	
Algorithm 2B: "C" Improved Bit Shift Implementation	65
Algorithm 3: "PIC Assembly" Bit Shift Implementation	
Algorithm 4: "Visual Basic" Table Implementation	
Algorithm 5: "Java" Table Implementation	
Algorithm 6: "Perl" Table Implementation	
APPENDIX D: QUALITY ASSURANCE STANDARDS	
APPENDIX E: VISUAL INSPECTION OF SOLDER BRIDGES	78



LIST OF FIGURES

Figure 1.	CFA633-YYB-KS System Block Diagram	10
Figure 2.	Definition of 6:00 O'clock and 12:00 O'clock Viewing Angles	12
Figure 3.	CFA633-YYB-KS connection for standard "3 ½ inch floppy" power supply cable	16
Figure 4.	CFA633-YYB-KS RS-232 power connection	17
Figure 5.	CFA633-YYB-KS ATX power supply and control connections	19
Figure 6.	CFA633-YYB-KS default and alternate pin assignments	20
Figure 7.	CFA633-YYB-KS's four fan connections	21
Figure 8.	Graph showing fan PWM power (% on time) for various fan RPM	22
Figure 9.	CFA633-YYB-KS connection for Dallas Semiconductor 1-wire (DOW) devices	24
Figure 10.	. Character Generator ROM (CGROM)	49
Figure 11.	CFA633 Module Outline Drawing (two pages below)	50
Figure 12.	. CFA633 Keypad Outline Drawing	52
Figure 13.	. CFA633 Panel Mounting Application Cutout Drawing for Optional Bracket	53
Figure 14.	. CFA633 Jumper Locations and Functions	54
	A, Figure 1. Test Circuit Schematic	
Appendix	B, Figure 1. How to connect SHA iButton	-59
Appendix	E, Figure 1. Three Visible Solder Bridges E, Figure 2. PCB Traces that Result in Solder Bridges	-78
.l- l	-, · · g··· · - · · · · - · · · · · · · ·	. •



MAIN FEATURES

COMPARISON TO CFA533

DESCRIPTION	CFA533	CFA633	
Power supply	Single supply, +3.3v to +5.0v	+5v and +12v both needed	
Read up to 32 temperature sensors		Yes	
Control up to 4 fans	ontrol up to 4 fans No Yes		
Display and keypad backlights can be adjusted separately	Yes	No	
Available interfaces	 I²C Part Number: CFA533-XXX-KC USB Part Number: CFA533-XXX-KU Full swing RS-232 Part Number: CFA533-XXX-KS Inverted Logic Level RS-232 (UART) Part Number: CFA533-XXX-KL 	USB Part Number: CFA633-XXX-KU Full swing RS-232 Part Number: CFA633-XXX-KS Inverted Logic Level RS-232 (UART) Semi-custom part number is issued. Minimum quantity required.	
Stainless steel bezel	Yes	No	

FEATURES

16x2 LCD is compact: fits in a 1U rack mount case (35 mm overall height).
Bidirectional 19200 / 115200 baud ESD protected RS-232 interface.
Integrated LED backlit 6-button translucent silicon keypad.
Yellow-green edge LED backlight with STN yellow-green positive mode LCD (displays dark characters on yellow-green background).
Yellow-green LED backlit keypad.
5.25" half-height drive-bay Serial / USB LCD Mounting Bracket available (optional).
Fully decoded keypad: any key combination is valid and unique.
Robust packet-based communications protocol with 16-bit CRC.
Nonvolatile memory capability (EEPROM):
Customize the "power-on" display settings.

- ☐ Firmware support for CFA633-YYB-KS allows:
 - ATX power supply control functionality allows the buttons on the CFA633-YYB-KS to replace the "power" and "reset" switches on your system, simplifying front panel design.
 - Four fan connectors with RPM monitoring and variable PWM fan power control.

• 16-byte "scratch" register for storing IP address, netmask, system serial number . . .

- Fail-safe fan power settings allows safe host fan control based on temperature.
- Temperature monitoring: up to 32 channels at up to 0.5 degrees C absolute accuracy (using optional Crystalfontz <u>WR-DOW-Y17</u> cable with Dallas 1-Wire sensor).



- Hardware watchdog can reset host system on host software failure.
- "Live Display" shows up to eight temperature or four fan readings without host intervention, allowing fans and temperatures to be shown immediately at boot, even before the host operating system is loaded.
- RS-232 to Dallas Semiconductor 1-Wire bridge functionality allows control of other 1-Wire compatible devices (ADC, voltage monitoring, current monitoring, RTC, GPIO, counters, identification/encryption). (Additional hardware required).

■ RoHS compliant.

MODULE CLASSIFICATION INFORMATION

0	Brand	Crystalfontz America, Inc.		
2	Model Identifier	633		
0	Backlight Type & Color	Y – LED, yellow-green		
4	Fluid Type, Image (positive or negative), & LCD Glass Color	Y – STN, positive yellow-green		
6	Polarizer Film Type, Temperature Range, & View Angle (O 'Clock)	B – Transflective, Standard Temperature Range ¹ , 6:00		
0	Special Code 1	K – Manufacturer's codes		
0	Special Code 2	S – Full swing RS-232		
¹ Standard Temperature Range is 0°C minimum to +50°C maximum.				



ORDERING INFORMATION

PART NUMBER	FLUID	LCD GLASS COLOR	IMAGE	POLARIZER FILM	BACKLIGHT COLOR/TYPE
CFA633-YYB-KS ("full swing" RS-232)	STN	yellow-green	positive	transflective	LCD: yellow-green edge LEDs Keypad: yellow-green LEDs
Additional variants (sa	me form	factor, different L	CD mode	or backlight):	
CFA633-RMC-KS ("full swing" RS-232)	STN	blue	negative	transmissive	LCD: yellow-green edge LEDs Keypad: yellow-green LEDs
CFA633-TMC-KS ("full swing" RS-232)	STN	blue	negative	transmissive	LCD: white edge LEDs Keypad: blue LEDs
CFA633-RMC-KU (USB)	STN	blue	negative	transmissive	LCD: red edge LEDs Keypad: red LEDs
CFA633-TMC-KU (USB)	STN	blue	negative	transmissive	LCD: white edge LEDs Keypad: blue LEDs
CFA633-YYB-KU (USB)	STN	yellow-green	positive	transflective	LCD: yellow-green edge LEDs Keypad: yellow-green LEDs

SYSTEM BLOCK DIAGRAM




Figure 1. CFA633-YYB-KS System Block Diagram



PHYSICAL CHARACTERISTICS

ITEM	SIZE (mm)
Module Dimensions	110.5 (W) x 35.0 (H)
Viewing Area	61.0 (W) x 15.8 (H)
Active Area	56.2 (W) x 11.5 (H)
Character Size	2.95 (W) x 5.55 (H)
Character Pitch	3.55 (W) x 5.95 (H)
Dot Size	0.55 (W) x 0.65 (H)
Dot Pitch	0.60 (W) x 0.70 (H)
Depth:	
Without Keypad, with Connectors	20.1
With Keypad, with Connectors	24.1
Keystroke Travel (approximate)	2.4
Weight	45 grams (typical)



TEMPERATURE RANGE


CRITERIA	SPECIFICATION
Operating Temperature Range	0°C minimum to +50°C maximum
Storage Temperature Range	-10°C minimum to +60°C maximum

OPTICAL CHARACTERISTICS

Viewing Direction	6 o'clock
-------------------	-----------

Definition of 6 O'clock and 12:00 O'clock Viewing Angles

This module has a 6:00 o'clock viewing angle. A 6:00 o'clock viewing angle is a bottom viewing angle like what you would see when you look at a cell phone or calculator. A 12:00 o'clock viewing angle is a top viewing angle like what you would see when you look at the gauges in a golf cart or airplane.






Figure 2. Definition of 6:00 O'clock and 12:00 O'clock Viewing Angles



ELECTRICAL SPECIFICATIONS

DRIVING METHOD	SPECIFICATION
Duty	1/16
Bias	1.5

SUPPLY VOLTAGE	MINIMUM	NOMINAL	MAXIMUM
Supply voltage for driving the LCD module (logic)	+4.75v	+5.0v	+5.25v
Supply voltage for backlight*	+1v	+12v	+13v
Supply voltage to run fans*	+4.75v	+12v	+13v

^{*}JP7 must be opened for the operating range of +12v fans to be different from +12v back-lights (listed in this table). If JP7 is closed (which is the factory default), then the voltage specification range for backlights must be observed for both backlights AND fans. Please see Figure 5. on Pg. 19.

TYPICAL CURRENT CONSUMPTION	SPECIFICATION
+5v for logic (LCD + microcontroller)	13 mA
+12v for backlight (at 100%)	45 mA

Note

Draw on +12v for fans will vary, depending on user equipment connected to FAN1 through FAN4.

- Maximum continuous current draw must be <1.5 A per fan connector, no more than 4 A total.
- Maximum pulsed current draw may be up to 5 A per connector. The pulse width must be less than 50 mS. (This pulse specification allows for the fan's start-up current spike.)

GPIO CURRENT LIMITS	SPECIFICATION
Sink	25 mA
Source	10 mA



CRITERIA	SPECIFICATION
Backlight PWM Frequency	320 Hz nominal
Fan Tachometer Speed Range (assuming 2 PPR*)	600 RPM to 3,000,000 RPM
Fan Power Control PWM Frequency 18 Hz nominal	
* PPR is pulses per revolution, also written as p/r.	

ESD (Electro-Static Discharge) Specifications:

Tx and Rx pins of connector "RS-232" only:

- +15 kV Human Body Model
- +15 kV IEC1000-4-2 Air Discharge
- +8 kV IEC1000-4-2 Contact Discharge

The remainder of this circuitry is industry standard CMOS logic and susceptible to ESD damage. Please use industry standard antistatic precautions as you would for any other static sensitive devices such as expansion cards, motherboards, or integrated circuits. Ground your body, work surfaces, and equipment.

RELIABILITY

MODULE RELIABILITY

ITEM	SPECIFICATION
LCD portion (excluding Keypad and Backlights)	50,000 to 100,000 hours (typical)
Keypad	1,000,000 keystrokes
LED Backlights	50,000 to 100,000 hours (typical)

MODULE LONGEVITY (EOL / REPLACEMENT POLICY)

Crystalfontz is committed to making all of our LCD modules available for as long as possible. For each module we introduce, we intend to offer it indefinitely. We do not preplan a module's obsolescence. The majority of modules we have introduced are still available.

We recognize that discontinuing a module may cause problems for some customers. However, rapidly changing technologies, component availability, or low customer order levels may force us to discontinue ("End of Life", EOL) a module. For example, we must occasionally discontinue a module when a supplier discontinues a component or a manufacturing process becomes obsolete. When we discontinue a module, we will do our best to find an acceptable replacement module with the same fit, form, and function.

In most situations, you will not notice a difference when comparing a "fit, form, and function" replacement module to the discontinued module it replaces. However, sometimes a change in component or process for the replacement module results in a slight variation, perhaps an improvement, over the previous design.

Although the replacement module is still within the stated Data Sheet specifications and tolerances of the discontinued module, changes may require modification to your circuit and/or firmware. Possible changes include:

- Backlight LEDs. Brightness may be affected (perhaps the new LEDs have better efficiency) or the current they draw may change (new LEDs may have a different VF).
- Controller. A new controller may require minor changes in your code.
- Component tolerances. Module components have manufacturing tolerances. In extreme cases, the tolerance stack can change the visual or operating characteristics.

Please understand that we avoid changing a module whenever possible; we only discontinue a module if we have no other option. We will post Part Change Notices (PCN) on the product's website page as soon as possible. If interested, you can subscribe to future part change notifications.



STANDARD (NON-ATX) POWER CONNECTION

JP7 and JP8 are closed at the factory, allowing a single standard "3½ inch floppy" power supply cable to provide power to the CFA633-YYB-KS. JP7 can be opened in order to supply power to the fans separate from the power to the backlight. See <u>JUMPER LOCATIONS AND FUNCTIONS (Pg. 54)</u> for jumper positions.

NOTE

Do not connect high power fans to the module when +12v is supplied through J8, Pin 3 and JP7 is closed. Total fan current must be less than 500 mA if +12v is supplied through J8, Pin 3 and JP7 is closed. When using high power fans, supply the +12v through the "PWR" connector.




Figure 3. CFA633-YYB-KS connection for standard "3 ½ inch floppy" power supply cable

POWER CONNECTION THROUGH J1 (RS-232)

The +5v and +12v power can be supplied through connector J1, allowing a single cable to contain both power and data connections. If the "Default RS-232 Pin Assignments" are selected, the five connections needed to operate the module are all on a single column of pins on J1, which allows a single 0.1" spacing 5-conductor cable to connect between the CFA633-YYB-KS and your embedded system.

To enable +5 v to be supplied through J1, close JP13. To allow +12 v to be supplied through J1, close JP10. JP10 and JP13 are open by default from the factory.

Modification by You

To close JP10 and JP13, see <u>JUMPER LOCATIONS AND FUNCTIONS (Pg. 54)</u> for jumper locations and functions.



Modification by Crystalfontz

Crystalfontz can configure the modules so they will be ready to use in your application without modification by you. We do this by closing JP10 and JP13. For information, please contact technical support (call +1-888-206-9720 or email technico@crystalfontz.com). We will provide you with a semi-custom part number. A minimum order quantity may apply.

NOTE

Do not connect high power fans to the module when +12v is supplied through J1/JP10. Total fan current must be less than 500 mA if +12v is supplied through J1/JP10. When using high power fans, supply the +12v through the "PWR" connector.




Figure 4. CFA633-YYB-KS RS-232 power connection

ATX POWER SUPPLY POWER AND CONTROL CONNECTIONS

The CFA633-YYB-KS has the ability to control power on/off and reset functions of a standard ATX PC.

NOTE

The GPIO pins used for ATX control must not be configured as user GPIO, and must be configured to their default drive mode in order for the ATX functions to work correctly. These settings are factory default but may be changed by the user. Please see command 34 (0x22): Set or Set and Configure GPIO Pins (Pg. 45).



The Crystalfontz <u>WR-PWR-Y14</u> cable simplifies ATX power control connections. When using this cable, please open jumper JP8 and close jumper JP9 in order to ensure correct operation. See <u>JUMPER LOCATIONS AND</u> <u>FUNCTIONS (Pg. 54)</u> for jumper positions and locations.

NOTE

If the Crystalfontz <u>WR-PWR-Y14</u> cable is ordered at the same time as the module, Crystalfontz will install the WR-PWR-Y14 connector, open jumper JP8, and close jumper JP9, and send the following software configuration commands (unless we are otherwise instructed). Please note that once these changes are made, power must be applied to connector J_PWR, pin +5v and connector J8, pin +5v for the module to power up:

For this functionality, this configuration of the CFA633-YYB-KS is powered from the PC's V_{SB} signal (the "stand-by" or "always-on" +5v ATX power supply output).

By default, the pin labeled "+5v" on the CFA633-YYB-KS's connector J8 is electrically connected to the "+5v" pin on the CFA633-YYB-KS to do ATX power control, you will want to open jumper JP8, which will disconnect the "+5v" of the "PWR" connector from the "+5v" of connector J8.

Since the CFA633-YYB-KS must act differently depending on if the host's power supply is "on" or "off", you must also connect the host's "switched +5v" to GPIO[1] (Pin 6 of the CFA633-YYB-KS's connector J8). This pin functions as POWER-ON SENSE. The POWER-ON SENSE pin is configured as an input with a pull-down (5 K Ω nominal). To simplify this connection, JP9 is closed to make a connection between the "+5v" pin on the CFA633-YYB-KS's "PWR" connector and the POWER-ON SENSE pin.

The motherboard's "power switch" input is connected to Pin 5 of the CFA633-YYB-KS's connector J8 (labeled as "GPIO[2]"). This pin functions as POWER CONTROL. The POWER CONTROL pin is configured as a high-impedance input until the LCD module wants to turn the host on or off, then it will change momentarily to low impedance output, driving either low or high depending on the setting of POWER_INVERT. (See command 28 (0x1C): Set ATX Power Switch Functionality (Pg. 42).)

The motherboard's "reset switch" input is connected to Pin 4 of the CFA633-YYB-KS connector J8 (labeled as "GPIO[3]"). This pin functions as RESET. The RESET pin is configured as a high-impedance input until the LCD module wants to reset the host. Then it will change momentarily to low impedance output, driving either low or high depending on the setting of RESET_INVERT. (See command 28 (0x1C): Set ATX Power Switch Functionality (Pg. 42).) This connection is also used for the hardware watchdog.






Figure 5. CFA633-YYB-KS ATX power supply and control connections

Once configured by the host software (see command <u>28 (0x1C)</u>: <u>Set ATX Power Switch Functionality (Pg. 42)</u>), the following functions may be individually enabled:

- System power on. If POWER-ON SENSE is low (0v), pressing the green check key for 0.25 seconds will turn the
 unit on by driving POWER CONTROL line for the pulse width set by command 28: Set ATX Power Switch
 Functionality (1.0 seconds default).
- System hard power off. If POWER-ON SENSE is high (+5v) pressing the red "X" key for 4 seconds will turn the
 system off by driving the POWER CONTROL line. The line will be driven for a minimum of the pulse width set by
 command 28 (0x1C): Set ATX Power Switch Functionality (Pg. 42) (1.0 seconds default). If the user continues to
 press the key, the CFA633-YYB-KS will continue to drive the line for up to an additional 5 seconds.
- If POWER-ON SENSE is high (+5v) pressing the green check key for 4 seconds will reset the system off by driving the RESET line for 1 second. The CFA633-YYB-KS will reboot itself immediately after resetting the host.



Since the computer and LCD module must look "off" if the computer's power is "off", the CFA633-YYB-KS can be configured to monitor the POWER-ON SENSE line and blank its display any time the POWER-ON SENSE line is low. If +12v remains active (which would not be expected, since the host is "off"), the fans will remain on at their previous settings.

RS-232 CONNECTIONS

JP2, JP4, and JP6 are closed at the factory, selecting the "Default RS-232 Pin Assignments". This connection allows a low-cost ribbon cable (Crystalfontz <u>WR-232-Y08</u>) to connect the CFA633-YYB-KS to a PC's DB-9 COM port. By opening JP2, JP4 and JP6 and closing JP1, JP3 and JP5 you can select the "Alternate RS-232 Pin Assignments". See <u>JUMPER LOCATIONS AND FUNCTIONS</u> (Pg. 54) for jumper positions.




Figure 6. CFA633-YYB-KS default and alternate pin assignments

If there is a matching 0.1" center, 10-pin RS-232 connector on your system's motherboard, then in most cases a simple straight-through ribbon cable (such as CW Industries' C3AAG-1018G-ND cable available from Digi-Key) can be used to connect from the CFA633-YYB-KS to the motherboard's header. The pin order of your motherboard's header will determine if the CFA633-YYB-KS's pin assignments need to be "Default" or "Alternate".



FAN CONNECTIONS

The CFA633-YYB-KS supports up to 4 standard "3-pin" cooling fans. The fan connectors are compatible with industry standard "3-pin" fans.




Figure 7. CFA633-YYB-KS's four fan connections

The average power delivered to each fan may be set to any level between 0% and 100% through command 17 (0x11): Set Fan Power (Pg. 34). The power setting controls the PWM duty cycle of a high-performance open-drain FET connected between the system ground and the GND pin of each fan connector. The PWM frequency is nominally 18 Hz.

The CFA633-YYB-KS can measure the frequency of the fan's tachometer signal, and given the pulses-per-revolution, calculate the RPM and display it on the LCD or report the information needed to calculate the RPM to the host. If a fan's power is set to 100%, then the average frequency of each fan's tachometer signal is measured over a 1/8 second (125 mS) period of time. Each fan is measured in sequence, so updated fan speed information is available every 1/2 second (500 mS) for each fan.

The power to a fan must be on in order for the fan's tachometer signal to be valid. If a fan is configured to report its speed to the host, the power of the fan will be unconditionally set to 100% at the start of the 1/8 second period of time when the CFA633-YYB-KS is measuring the frequency of the tachometer signal—overriding the PWM. The CFA633-YYB-KS will leave the power to the fan on until the glitch delay (see command 26 (0x1A): Set Fan Tachometer Glitch Filter (Pg. 40) has expired and two tachometer edges have been detected. The normal PWM cycle will then resume.

This technique allows the fan speed to be measured with a very minimal effect on the speed of the fan. If the fan power is set to 100% or if the speed of the fan and length of the PWM on time are such that the speed can be measured without stretching the PWM, then this override will not change the speed of the fan at all. If the fan power is set to some level other than 100% and the PWM on time is short compared to the tachometer signal frequency, then the fan speed will "pulse" slightly every 1/2 second due to the stretching of the PWM on time. During tachometer measuring, the maximum width of a stretched on pulse is 1/8 second. For some fans, the result is not very noticeable, and this technique will allow you to monitor the average speed of the fan while controlling the average power of the fan. For other fans (particularly high torque, high RPM models) the pulsing effect may be undesirable.

Since the on-time is dynamically stretched by the CFA633-YYB-KS to force the fan to produce two tachometer edges, the result is that the fan will resist stalling as power is reduced towards 0% and the RPM is being measured.



Here is a graph of fan RPM vs. the fan power setting for a typical high-performance 80 mm fan (for example, <u>Delta</u> FFB0812SHE):




Figure 8. Graph showing fan PWM power (% on time) for various fan RPM

Typically if the fan speed is not at 100% then it is being controlled by the host software to drive a temperature sensor to a given reading in a closed-loop arrangement. In this case, the temperature, rather than the fan speed would be monitored for out-of-range conditions. If the temperature is within specification, you really do not care how fast the fan is turning. In an unattended system, it may be a good idea to set each fan to 100% for a few seconds during a test cycleperhaps once a day or once a week—and log the steady-state RPM attained by the fan. If that steady state RPM were higher (this can be caused by a blocked airflow) or lower than expected (perhaps the fan's bearings are failing), a maintenance warning would be generated by the host software.

NOTE

For safety, enable the fan power fail-safe (see command <u>25 (0x19)</u>: <u>Set Fan Power Fail-Safe (Pg. 39)</u>) on any fans involved in host-based speed control. By enabling the fail-safe on a fan that is being used in closed-loop control through host software, the CFA633-YYB-KS will turn that fan to 100% if the host fails to update the power of the fans within a given time interval. For instance, if the communications cable is dislodged, the host operating system hangs, or cooling control process is terminated, the CFA633-YYB-KS will automatically force those fans to 100%, preventing potential equipment damage due to lack of cooling.

We tested the CFA633-YYB-KS with a large range of fans and had good results. However, you are responsible for determining if the control and monitoring methods employed by the LCD module are acceptable for your application. In particular, if a fan's power is set too low, it may stall or fail to start, providing no cooling. Using a PWM to control fan speed is generally accepted; however we make no claims that it is compatible with any particular fan or that it does not affect the lifetime of the fans. Some higher torque fans (especially the ball-bearing models) may click, buzz, or growl at low power settings due to the torque in the fan going from positive to negative in each PWM cycle. If you limit the power setting to 0% or 100% there should be no compatibility issues. We do not recommend operating a fan below 20% PWM duty cycle for an extended period of time. Limiting the minimum PWM duty cycle to 30% or 40% should reduce the mechanical and electrical stresses in the fan, avoiding premature failure.



When power is applied to the CFA633-YYB-KS, it will set each fan's power to the factory default value of 100% or to the value that is stored in the boot state. To minimize peak current loading on the +12v supply during start-up, the fans are started in sequence with a 0.5 second delay between any fans that are on.

DALLAS SEMICONDUCTOR 1-WIRE DEVICE CONNECTIONS

TEMPERATURE SENSORS

The CFA633-YYB-KS supports Dallas Semiconductor 1-Wire (DOW) temperature sensors. Any combination of up to 32 DS1822 Econo 1-Wire Digital Thermometer (2°C absolute accuracy) or DS18B20 High Precision 1-Wire Digital Thermometer (0.5°C absolute accuracy) temperature sensors or other DOW compatible devices are directly supported. (See Figure 9. on Pg. 24.)

Crystalfontz supplies the <u>WR-DOW-Y17</u> cable, that contains a DS18B20 attached to a "daisy chain" cable. If a <u>WR-DOW-Y17</u> is ordered at the same time as a CFA633-YYB-KS, Crystalfontz can load the <u>WR-DOW-Y17</u>'s mating connector into the CFA633's "DOW" position. For reference, the mating connector for the <u>WR-DOW-Y17</u> is <u>Molex 70543-0002</u> available from Digi-Key.

Any temperature sensor can be configured to be automatically read and displayed to the CFA633-YYB-KS's LCD in °C or °F (see command 21 (0x15): Set Up Live Fan or Temperature Display (Pg. 37)). Independently, any temperature sensor can be configured to report to the host (see 19 (0x13): Set Up Temperature Reporting (Pg. 36)). Any sensors configured to be reported are updated once each second.

OTHER 1-WIRE DEVICES

Any other <u>Dallas Semiconductor 1-Wire devices</u> may be connected to the 1-Wire bus, with the CFA633-YYB-KS acting as a bridge between USB and the 1-Wire bus (see command <u>21 (0x15)</u>: <u>Set Up Live Fan or Temperature</u> <u>Display (Pg. 37)</u>). The total number of 1-Wire devices supported is 32, including directly supported temperature sensors and any other user-provided 1-Wire devices. (See CFA633-YYB-KS's DOW connection location in <u>Figure 9. on Pg. 24.</u>)

The CFA633-YYB-KS has a $1k\Omega$ hardware pull-up on the DOW connector's I/O line.



Connect the 1-Wire sensors as detailed in the sensor's data sheet.




Figure 9. CFA633-YYB-KS connection for Dallas Semiconductor 1-wire (DOW) devices

HOST COMMUNICATIONS

CFA633 communicates with its host using an RS-232 interface. The port settings are 19200 baud, 8 data bits, no parity, 1 stop bit by factory default. The speed can be set to 115200 baud under software control (see command 33 (0x21): Set Baud Rate (Pg. 45)).

PACKET STRUCTURE

All communication between the CFA633 and the host takes place in the form of a simple and robust CRC checked packet. The packet format allows for very reliable communications between the CFA633 and the host without the traditional problems that occur in a stream-based serial communication (such as having to send data in inefficient ASCII format, to "escape" certain "control characters", or losing sync if a character is corrupted, missing, or inserted).

All packets have the following structure:

```
<type><data length><data><CRC>
```

type is one byte, and identifies the type and function of the packet:

```
TTcc cccc

| | | | | | | | --Command, response, error or report code 0-63
| -----Type:

00 = normal command from host to CFA633
01 = normal response from CFA633 to host
10 = normal report from CFA633 to host (not in direct response to a command from the host)
11 = error response from CFA633 to host (a packet with valid structure but illegal content was received by the CFA633)
```

data_length specifies the number of bytes that will follow in the data field. The valid range of data_length is 0 to 18.

data is the payload of the packet. Each type of packet will have a specified data_length and format for data as well as algorithms for decoding data detailed below.



CRC is a standard 16-bit CRC of all the bytes in the packet except the CRC itself. The CRC is sent LSB first. At the port, the CRC immediately follows the last used element of data []. See <u>APPENDIX C: SAMPLE CODE</u> (INCLUDES ALGORITHMS TO CALCULATE THE CRC) (Pg. 62) for details.

The following C definition may be useful for understanding the packet structure.

```
typedef struct
   {
   unsigned char
      command;
   unsigned char
      data_length;
   unsigned char
      data[MAX_DATA_LENGTH];
   unsigned short
      CRC;
}COMMAND PACKET;
```

On our website, Crystalfontz supplies a demonstration and test program, <u>633_WinTest</u> along with its C source code. Included in the <u>633_WinTest</u> source is a CRC algorithm and an algorithm that detects packets. The algorithm will automatically re-synchronize to the next valid packet in the event of any communications errors. Please follow the algorithm in the sample code closely in order to realize the benefits of using the packet communications.

ABOUT HANDSHAKING

The nature of CFA633's packets makes it unnecessary to implement traditional hardware or software handshaking.

The host should wait for a corresponding acknowledge packet from the CFA633 before sending the next command packet. The CFA633 will respond to all packets within 250 mS. The host software should stop waiting and retry the packet if the CFA633 fails to respond within 250 mS. The host software should report an error if a packet is not acknowledged after several retries. This situation indicates a hardware problem — for example, a disconnected cable.

Please note that some operating systems may introduce delays between when the data arrives at the physical port from the CFA633 until it is available to the user program. In this case, the host program may have to increase its timeout window to account for the additional overhead of the operating system.

The CFA633 can be configured to send several types of report packets along with regular acknowledge packets. The host should be able to buffer several incoming packets and must guarantee that it can process and remove packets from its input buffer faster than the packets can arrive given the baud rate and the reporting configuration of the CFA633. For any modern PC using reasonably efficient software, this requirement will not pose a challenge.

The report packets are sent asynchronously with respect to the command packets received from the host. The host should not assume that the first packet received after it sends a command is the acknowledge packet for that command. The host should inspect the type field of incoming packets and process them accordingly.

REPORT CODES

The CFA633 can be configured to report three items. The CFA633 sends reports automatically when the data becomes available. Reports are not sent in response to a particular packet received from the host. The three report types are:

0x80: Key Activity

If a key is pressed or released, the CFA633 sends a Key Activity report packet to the host. Key event reporting may be individually enabled or disabled by command 23 (0x17): Configure Key Reporting (Pg. 38).



```
type = 0x80
data length = 1
data[0] is the type of keyboard activity:
       KEY UP PRESS
       KEY DOWN PRESS
                                 2
      KEY_LEFT_PRESS
                                 3
       KEY RIGHT PRESS
                                 5
       KEY ENTER PRESS
       KEY_EXIT_PRESS
                                 6
       KEY UP RELEASE
      KEY DOWN RELEASE
                                 8
       KEY LEFT RELEASE
                                 9
                                10
       KEY RIGHT RELEASE
       KEY ENTER RELEASE
                                11
       KEY EXIT RELEASE
                                12
```

These codes are identical to the codes returned by the <u>CFA533</u> and <u>CFA635</u>. Please note that the CFA-631 will return codes 13 through 20. (See the <u>CFA631</u> Data Sheet on our website for more details).

0x81: Fan Speed Report

If any of up to four fans connected to CFA633 is configured to report its speed information to the host, the CFA633 will send Fan Speed Reports for each selected fan every 1/2 second. See command 16 (0x10): Set Up Fan Reporting (Pg. 34) below.



The following C function will decode the fan speed from a Fan Speed Report packet into RPM:

```
int OnReceivedFanReport(COMMAND PACKET *packet, char * output)
  int
   return value;
 return value=0;
   number_of_fan_tach_cycles;
 number of fan tach cycles=packet->data[1];
  if (number of fan tach cycles<3)
    sprintf(output, "STOP");
  else if (number of fan tach cycles<4)
    sprintf(output, " SLOW");
  else if(0xFF==number_of_fan_tach cycles)
    sprintf(output," ----");
  else
    //Specific to each fan, most commonly 2
   int
      pulses per revolution;
   pulses per revolution=2;
      Fan Timer Ticks;
   Fan Timer Ticks=(*(unsigned short *)(&(packet->data[2])));
   return value=((27692308L/pulses per revolution)*
                  (unsigned long) (number_of_fan_tach_cycles-3))/
                  (Fan Timer Ticks);
    sprintf(output, "%5d", return value);
  return(return_value);
```

0x82: Temperature Sensor Report

If any of the up to 32 temperature sensors is configured to report to the host, the CFA633 will send Temperature Sensor Reports for each selected sensor every second. See the command 19 (0x13): Set Up Temperature Reporting (Pg. 36) below.



The following C function will decode the Temperature Sensor Report packet into °C and °F:

COMMAND CODES

Below is a list of valid commands for the CFA633. Each command packet is answered by either a response packet or an error packet. The low 6 bits of the type field of the response or error packet is the same as the low 6 bits of the type field of the command packet being acknowledged.

0 (0x00): Ping Command

The CFA633 will return the Ping Command to the host.

```
type: 0x00 = 0_{10} valid data_length is 0 to 16 data[0-(data_length-1)] can be filled with any arbitrary data
```

The return packet is identical to the packet sent, except the type will be 0x40 (normal response, Ping Command):

```
type: 0x40 \mid 0x00 = 0x40 = 64_{10}
data_length = (identical to received packet)
data[0-(data length-1)] = (identical to received packet)
```

1 (0x01): Get Hardware & Firmware Version

The CFA633 will return the hardware and firmware version information to the host.

```
type: 0x01 = 1<sub>10</sub>
valid data_length is 0

The return packet will be:
   type: 0x40 | 0x01 = 0x41 = 65<sub>10</sub>
   data_length = 16
   data[] = "CFA633:hX.X,yY.Y"

X.X is the hardware revision, "1.5" for example yY.Y is the firmware version, "v1.9" for example
```

2 (0x02): Write User Flash Area

The CFA633 reserves 16 bytes of nonvolatile memory for arbitrary use by the host. This memory can be used to store a serial number, IP address, gateway address, netmask, or any other data required. All 16 bytes must be supplied.



3 (0x03): Read User Flash Area

This command will read the User Flash Area and return the data to the host.

4 (0x04): Store Current State As Boot State

The CFA633 loads its power-up configuration from nonvolatile memory when power is applied. The CFA633 is configured at the factory to display a "welcome screen" when power is applied. This command can be used to customize the welcome screen, as well as the following items:

- Characters shown on LCD, which are affected by:
 - command 6 (0x06): Clear LCD Screen (Pg. 30).
 - command 7 (0x07): Set LCD Contents, Line 1 (Pg. 31).
 - command 8 (0x08): Set LCD Contents, Line 2 (Pg. 31).
 - command 31 (0x1F): Send Data to LCD (Pg. 45).
- Special character font definitions (command <u>9 (0x09): Set LCD Special Character Data (Pg. 32)</u>).
- Cursor position (command <u>11 (0x0B)</u>: <u>Set LCD Cursor Position (Pg. 32)</u>).
- Cursor style (command <u>12 (0x0C)</u>: <u>Set LCD Cursor Style (Pg. 33)</u>).
- Contrast setting (command 13 (0x0D): Set LCD Contrast (Pg. 33)).
- Backlight setting (command 14 (0x0E): Set LCD & Keypad Backlight (Pg. 33)).
- Fan power settings (command <u>17 (0x11): Set Fan Power (Pg. 34)</u>).
- Settings of any "live" displays (command <u>21 (0x15): Set Up Live Fan or Temperature Display (Pg. 37)</u>).
- Key press and release masks (command 23 (0x17): Configure Key Reporting (Pg. 38)).
- Fan glitch delay settings (command <u>26 (0x1A): Set Fan Tachometer Glitch Filter (Pg. 40)</u>).
- ATX function enable and pulse length settings (command <u>28 (0x1C)</u>: <u>Set ATX Power Switch Functionality (Pg. 42)</u>).
- Key legends (command <u>32: Reserved for CFA631 Key Legends (Pg. 45)</u>).
- Baud rate (command 33 (0x21): Set Baud Rate (Pg. 45)).
- GPIO settings (command <u>34 (0x22)</u>: <u>Set or Set and Configure GPIO Pins (Pg. 45)</u>).

You cannot store the fan or temperature reporting (although the live display of fans or temperatures can be saved). You cannot store the fan fail-safe or host watchdog. The host software should enable these items once the system is initialized and it is ready to receive the data.

```
type: 0x04 = 4<sub>10</sub>
valid data_length is 0
```



The return packet will be:

```
type: 0x40 \mid 0x04 = 0x44 = 68_{10} data length = 0
```

5 (0x05): Reboot CFA633, Reset Host, or Power Off Host

This command instructs the CFA633 to simulate a power-on restart of itself, reset the host, or turn the host's power off. The ability to reset the host may be useful to allow certain host operating system configuration changes to complete. The ability to turn the host's power off under software control may be useful in systems that do not have ACPI compatible BIOS.

NOTE

The GPIO pins used for ATX control must not be configured as user GPIO, and must be configured to their default drive mode in order for the ATX functions to work correctly. These settings are factory default, but may be changed by the user. Please see command 34 (0x22): Set or Set and Configure GPIO Pins (Pg. 45).

Rebooting the CFA633 may be useful when testing the boot configuration. It may also be useful to re-enumerate the devices on the 1-Wire bus. To reboot the CFA633, send the following packet:

```
type: 0x05 = 5<sub>10</sub>
valid data_length is 3
data[0] = 8
data[1] = 18
data[2] = 99
```

To reset the host, assuming the host's reset line is connected to GPIO[3] as described in command <u>28 (0x1C)</u>: <u>Set ATX Power Switch Functionality (Pg. 42)</u>, send the following packet:

```
type: 0x05 = 5<sub>10</sub>
valid data_length is 3
data[0] = 12
data[1] = 28
data[2] = 97
```

To turn the host's power off, assuming the host's power control line is connected to GPIO[2] as described in command 28 (0x1C): Set ATX Power Switch Functionality (Pg. 42), send the following packet:

```
type: 0x05 = 5<sub>10</sub>
valid data_length is 3
data[0] = 3
data[1] = 11
data[2] = 95
```

In any of the above cases, the return packet will be:

```
type: 0x40 \mid 0x05 = 0x45 = 69_{10} data_length = 0
```

6 (0x06): Clear LCD Screen

Sets the contents of the LCD screen DDRAM to ' ' = 0x20 = 32 and moves the cursor to the left-most column of the top line.

```
type: 0x06 = 6_{10} valid data length is 0
```



The return packet will be:

```
type: 0x40 \mid 0x06 = 0x46 = 70_{10} data length = 0
```

Clear LCD Screen changes the LCD. The LCD contents is one of the items stored by the command <u>4 (0x04): Store</u> Current State As Boot State (Pg. 29).

7 (0x07): Set LCD Contents, Line 1

Sets the center 16 characters displayed for the top line of LCD screen.

NOTE

Please use this command only if you need backwards compatibility with older CFA633 units. For new applications, please use the more flexible command <u>31 (0x1F): Send Data to LCD (Pg. 45)</u> which is also supported by the CFA533, CFA631, and CFA635.

```
type: 0x7 = 7_{10} valid data_length is 16 data[] = top line's display content (must supply 16 bytes)

The return packet will be:

type: 0x40 \mid 0x07 = 0x47 = 71_{10}
data length = 0
```

Set LCD Contents, Line 1 is one of the items stored by the command <u>4 (0x04): Store Current State As Boot State</u> (Pg. 29).

8 (0x08): Set LCD Contents, Line 2

Sets the center 16 characters displayed for the bottom line of LCD screen.

NOTE

Please use this command only if you need backwards compatibility with older CFA633 units.For new applications, please use the more flexible command 31 (0x1F): Send Data to LCD (Pg. 45) which is also supported by the CFA533, CFA631, and CFA635.

```
type: 0x8 = 8<sub>10</sub>
valid data_length is 16
data[] = bottom line's display content (must supply 16 bytes)

The return packet will be:
   type: 0x40 | 0x08 = 0x48 = 72<sub>10</sub>
   data_length = 0
```

Set LCD Contents, Line 2 is one of the items stored by the command <u>4 (0x04): Store Current State As Boot State (Pg. 29)</u>.



9 (0x09): Set LCD Special Character Data

Sets the font definition for one of the special characters (CGRAM).

data[1-8] are the bitmap information for this character. Any value is valid between 0 and 63, the msb is at the left of the character cell of the row, and the lsb is at the right of the character cell. data[1] is at the top of the cell, data[8] is at the bottom of the cell.

The return packet will be:

```
type: 0x40 \mid 0x09 = 0x49 = 73_{10} data length = 0
```

Set LCD Special Character Data is one of the items stored by the command <u>4 (0x04): Store Current State As Boot State</u> (Pg. 29).

10 (0x0A): Read 8 Bytes of LCD Memory

This command will return the contents of the LCD's DDRAM or CGRAM. This command is intended for debugging.

Note: firmware version prior to v1.9 did not return the address code.

11 (0x0B): Set LCD Cursor Position

This command allows the cursor to be placed at the desired location on the CFA633's LCD screen. If you want the cursor to be visible, you may also need to send a command 12 (0x0C): Set LCD Cursor Style (Pg. 33).

```
type: 0x0B = 11<sub>10</sub>
valid data_length is 2
data[0] = column (0-19 valid)
data[1] = row (0-3 valid)

The return packet will be:
   type: 0x40 | 0x0B = 0x4B = 75<sub>10</sub>
data length = 0
```



Set LCD Cursor Position is one of the items stored by the command 4 (0x04): Store Current State As Boot State (Pg. 29).

12 (0x0C): Set LCD Cursor Style

This command allows you to select among four hardware generated cursor options.

The return packet will be:

```
type: 0x40 \mid 0x0C = 0x4C = 76_{10} data_length = 0
```

Set LCD Cursor Style is one of the items stored by the command 4 (0x04): Store Current State As Boot State (Pg. 29).

13 (0x0D): Set LCD Contrast

This command sets the contrast or vertical viewing angle of the display. Initiated by the host, responded to by the CFA633.

The return packet will be:

```
type = 0x40 \mid 0x0D = 0x4D = 77_{10} data length = 0
```

Set LCD Contrast is one of the items stored by the command 4 (0x04): Store Current State As Boot State (Pg. 29).

14 (0x0E): Set LCD & Keypad Backlight

This command sets the brightness of the LCD and keypad backlights.

The return packet will be:

```
type: 0x40 \mid 0x0D = 0x4D = 77_{10} data length = 0
```

Set LCD & Keypad Backlight is one of the items stored by the command <u>4 (0x04): Store Current State As Boot State (Pg. 29)</u>.



15 (0x0F): (Deprecated)

16 (0x10): Set Up Fan Reporting

This command will configure the CFA633 to report the fan speed information to the host every 500 mS.

The return packet will be:

```
type = 0x40 \mid 0x10 = 0x50 = 80_{10}
data length = 0
```

If data[0] is not 0, then the CFA633 will start sending 0x81: Fan Speed Report packets for each enabled fan every 500 mS. (See 0x81: Fan Speed Report (Pg. 26).) Each of the report packets is staggered by 1/8 of a second.

Reporting a fan will override the fan power setting to 100% for up to 1/8 of a second every 1/2 second. Please see Fan Connections in <u>FAN CONNECTIONS (Pg. 21)</u> for a detailed description.

17 (0x11): Set Fan Power

This command will configure the power for the fan connectors. The fan power setting is one of the items stored by the command 4 (0x04): Store Current State As Boot State (Pg. 29).

```
type = 0x11 = 17<sub>10</sub>
valid data_length is 4
data[0] = power level for FAN 1 (0-100 valid)
data[1] = power level for FAN 2 (0-100 valid)
data[2] = power level for FAN 3 (0-100 valid)
data[3] = power level for FAN 4 (0-100 valid)
```

The return packet will be:

```
type = 0x40 \mid 0x11 = 0x51 = 81_{10}
data_length = 0
```

Set Fan Power is one of the items stored by the command 4 (0x04): Store Current State As Boot State (Pg. 29).

18 (0x12): Read DOW Device Information

When power is applied to the CFA633, it detects any devices connected to the Dallas Semiconductor 1-Wire (DOW) bus and stores the device's information. This command will allow the host to read the device's information.

The first byte returned is the Family Code of the Dallas 1-Wire / iButton device. There is a list of the possible Dallas 1-Wire / iButton device family codes available in App Note 155: 1-Wire Software Resource Guide on the Maxim/Dallas website.



NOTE ON COMMAND 18: READ DOW DEVICE INFORMATION

The GPIO pin used for DOW must not be configured as user GPIO. It must be configured to its default drive mode in order for the DOW functions to work correctly.

These settings are factory default but may be changed by the user. Please see command <u>34 (0x22):</u> <u>Set or Set and Configure GPIO Pins (Pg. 45)</u>.

In order for the DOW subsystem to be enabled and operate correctly, user GPIO[4] must be configured as:

```
DDD = "111: 1=Hi-Z, 0=Slow, Strong Drive Down". F = "0: Port unused for user GPIO."
```

This state is the factory default, but it can be changed and saved by the user. To ensure that GPIO[4] is set correctly and the DOW operation is enabled, send the following command:

```
command = 34
length = 3
data[0] = 4
data[1] = 100
data[2] = 7
```

This setting must be saved as the boot state, so when the CFA633 reboots it will detect the DOW devices.

```
type: 0x12 = 18<sub>10</sub>
valid data_length is 1
data[0] = device index (0-31 valid)

The return packet will be:
  type: 0x40 | 0x12 = 0x52 = 82<sub>10</sub>
  data_length = 9
  data[0] = device index (0-31 valid)
  data[1-8] = ROM ID of the device
```

If data[1] is 0x22 (<u>DS1822</u> Econo 1-Wire Digital Thermometer temperature sensor) or 0x28 (<u>DS18B20</u> High Precision 1-Wire Digital Thermometer temperature sensor), then that device can be set up to automatically convert and report the temperature every second. See the command <u>19 (0x13)</u>: <u>Set Up Temperature Reporting (Pg. 36)</u>.



19 (0x13): Set Up Temperature Reporting

This command will configure the CFA633 to report the temperature information to the host every second.

```
type: 0x13 = 19_{10}
valid data length is 4
data[0-3] = 32-bit bitmask indicating which temperature
           sensors fans are enabled to report (0-255
           valid in each location)
data[0]
08 07 06 05
             04 03 02 01 Enable Reporting of sensor with
                           device index of:
                            0: 1 = enable, 0 = disable
                            1: 1 = enable, 0 = disable
                            2: 1 = enable, 0 = disable
                            3: 1 = enable, 0 = disable
                            4: 1 = enable, 0 = disable
                            5: 1 = enable, 0 = disable
                            6: 1 = enable, 0 = disable
                            7: 1 = enable, 0 = disable
data[1]
16 15 14 13
             12 11 10 09 Enable Reporting of sensor with
                           device index of:
                            8: 1 = enable, 0 = disable
                            9: 1 = enable, 0 = disable
                    ----- 10: 1 = enable, 0 = disable
                           11: 1 = enable, 0 = disable
                  ----- 12: 1 = enable, 0 = disable
                   ----- 13: 1 = enable, 0 = disable
                  ----- 14: 1 = enable, 0 = disable
                ----- 15: 1 = enable, 0 = disable
data[2]
24 23 22 21
             20 19 18 17 Enable Reporting of sensor with
                           device index of:
                        -- 16: 1 = enable, 0 = disable
                     ---- 17: 1 = enable, 0 = disable
                      ---- 18: 1 = enable, 0 = disable
                    ----- 19: 1 = enable, 0 = disable
                ----- 20: 1 = enable, 0 = disable
             ----- 21: 1 = enable, 0 = disable
       ----- 22: 1 = enable, 0 = disable
              ----- 23: 1 = enable, 0 = disable
data[3]
32 31 30 29
             28 27 26 25 Enable Reporting of sensor with
                           device index of:
                        -- 24: 1 = enable, 0 = disable
                       --- 25: 1 = enable, 0 = disable
                     ---- 26: 1 = enable, 0 = disable
                    ----- 27: 1 = enable, 0 = disable
                   ----- 28: 1 = enable, 0 = disable
                   ----- 29: 1 = enable, 0 = disables
                   ----- 30: 1 = enable, 0 = disable
    ----- 31: 1 = enable, 0 = disable
```

Any sensor enabled must have been detected as a 0x22 (DS1822 temperature sensor) or 0x28 (DS18B20 temperature sensor) during DOW enumeration. This can be verified by using the command 18 (0x12): Read DOW Device Information (Pg. 34).

The return packet will be:

```
type: 0x40 \mid 0x13 = 0x53 = 83_{10} data length = 0
```



20 (0x14): Arbitrary DOW Transaction

The CFA633 can function as a RS-232 to Dallas 1-Wire bridge. This command allows you to specify arbitrary transactions on the 1-Wire bus. 1-Wire commands follow this basic layout:

Please see <u>APPENDIX A: CONNECTING A DS2450 1-WIRE QUAD A/D CONVERTER (Pg. 57)</u> for an example of using this command.

```
type: 0x14 = 20<sub>10</sub>
length is 2 to 16
data[0] = device_index (0-32 valid)
data[1] = number_of_bytes_to_read (0-14 valid)
data[2-15] = data to be written[data length-2]
```

If device_index is 32, then no address phase will be executed. If device_index is in the range of 0 to 31, and a 1-Wire device was detected for that device_index at power on, then the write cycle will be prefixed with a "Match ROM" command and the address information for that device.

If data_length is two, then no specific write phase will be executed (although address information may be written independently of data length depending on the value of device index).

If data_length is greater than two, then data_length-2 bytes of data_to_be_written will be written to the 1-Wire bus immediately after the address phase.

If number_of_bytes_to_read is zero, then no read phase will be executed. If number_of_bytes_to_read is not zero then number of bytes to read will be read from the bus and loaded into the response packet.

The return packet will be:

21 (0x15): Set Up Live Fan or Temperature Display

You can configure the CFA633 to automatically update a portion of the LCD with a "live" RPM or temperature reading. Once the display is configured using this command, the CFA633 will continue to display the live reading on the LCD without host intervention. The Set Up Live Fan or Temperature Display is one of the items stored by command 4 (0x04): Store Current State As Boot State (Pg. 29), so you can configure the CFA633 to immediately display fan speeds or system temperatures as soon as power is applied.

The live display is based on a concept of display slots. There are 8 slots, and each of the 8 slots may be enabled or disabled independently.

Any slot may be requested to display any data that is available. For instance, slot 0 could display temperature sensor 3 in °C, while slot 1 could simultaneously display temperature sensor 3 in °F.

Any slot may be positioned at any location on the LCD, as long as all the digits of that slot fall fully within the display area. It is legal to have the display area of one slot overlap the display area of another slot, but senseless. This situation should be avoided in order to have meaningful information displayed.



```
type: 0x15 = 21_{10}
valid data length is 7 or 2 (for turning a slot off)
data[0]: display slot (0-7)
data[1]: type of item to display in this slot
          0 = nothing (data length then must be 2)
1 = fan tachometer RPM (data_length then must be 7)
2 = temperature (data length then must be 7)
data[2]: index of the sensor to display in this slot:
          0-3 are valid for fans
          0-31 are valid for temperatures (and the temperature
               device must be attached)
data[3]: number of digits
          for a fan: 4 digits (0 to 9999) valid fan speed range
          for a fan: 5 digits (0 to 50000) valid fan speed range
          for a temperature: 3 digits ( -XX or
                                                  XXX)
          for a temperature: 5 digits (-XX.X or XXX.X)
data[4]: display column
          0-13 valid for a 3-digit temperature
          0-12 valid for a 4-digit fan
          0-11 valid for a 5-digit fan or temperature
data[5]: display row (0-1 valid)
data[6]: pulses per revolution or temperature units
          for a fan: pulses per revolution for this fan (1 to 32)
          for a temperature: units (0 = deg C, 1 = deg F)
```

If a 1-Wire CRC error is detected, the temperature will be displayed as "ERR" or "ERROR".

If the frequency of the tachometer signal is below the detectable range, the speed will be displayed as "SLOW" or "STOP".

Displaying a fan will override the fan power setting to 100% for up to 1/8 of a second every 1/2 second. Please see <u>FAN CONNECTIONS (Pg. 21)</u> for a detailed description.

The return packet will be:

```
type: 0x40 \mid 0x15 = 0x55 = 85_{10} data length = 0
```

22 (0x16): Send Command Directly to the LCD Controller

The LCD controller on the CFA633 is PÖI I Ï Ì € compatible. Generally you won't need low-level access to the LCD controller but some arcane functions of the HD44780 are not exposed by the CFA633's command set. This command allows you to access the CFA633's LCD controller directly. Note: It is possible to corrupt the CFA633 display using this command.

23 (0x17): Configure Key Reporting

By default, the CFA633 reports any key event to the host. This command allows the key events to be enabled or disabled on an individual basis. The key events set to report are one of the items stored by the command <u>4 (0x04): Store Current State As Boot State (Pg. 29)</u>.



```
#define KP UP
                        0 \times 01
   #define KP ENTER 0x02
   #define KP CANCEL 0x04
   #define KP_LEFT
                        0x08
   #define KP RIGHT
                       0x10
   #define KP DOWN
                       0 \times 20
   type: 0x17 = 23_{10}
   data length = 2
   data[0]: press mask
   data[1]: release mask
The return packet will be:
   type: 0x40 \mid 0x17 = 0x57 = 87_{10}
   data length = 0
```

Configure Key Reporting is one of the items stored by the command <u>4 (0x04): Store Current State As Boot State (Pg. 29)</u>.

24 (0x18): Read Keypad, Polled Mode

In some situations, it may be convenient for the host to poll the CFA633 for key activity. This command allows the host to detect which keys are currently pressed, which keys have been pressed since the last poll, and which keys have been released since the last poll.

This command is independent of the key reporting masks set by command 23 (0x17): Configure Key Reporting (Pg. 38). All keys are always visible to this command. Typically both masks of command 23 would be set to "0" if the host is reading the keypad in polled mode.

```
#define KP UP
                       0 \times 01
   #define KP ENTER 0x02
   #define KP CANCEL 0x04
   #define KP_LEFT
                       0 \times 0.8
   #define KP_RIGHT
                       0 \times 10
   #define KP DOWN
                       0 \times 20
   type: 0x18 = 24_{10}
   data length = 0
The return packet will be:
   type: 0x40 \mid 0x18 = 0x58 = 88_{10}
   data length = 3
   data[0] = bit mask showing the keys currently pressed
   data[1] = bit mask showing the keys that have been pressed since
               the last poll
   data[2] = bit mask showing the keys that have been released since
              the last poll
```

25 (0x19): Set Fan Power Fail-Safe

The CFA633 can be used as part of an active cooling system. For instance, the fans in a system can be slowed down to reduce noise when a system is idle or when the ambient temperature is low, and sped up when the system is under heavy load or the ambient temperature is high.

Since there are a very large number of ways to control the speed of the fans (thresholds, thermostat, proportional, PID, multiple temperature sensors "contributing" to the speed of several fans . . .) there was no way to foresee the particular requirements of your system and include an algorithm in the CFA633's firmware that would be an optimal fit for your application.



Varying fan speeds under host software control gives the ultimate flexibility in system design but would typically have a fatal flaw: a host software or hardware failure could cause the cooling system to fail. If the fans were set at a slow speed when the host software failed, system components may be damaged due to inadequate cooling.

The fan power fail-safe command allows host control of the fans without compromising safety. When the fan control software activates, it should set the fans that are under its control to fail-safe mode with an appropriate timeout value. If for any reason the host fails to update the power of the fans before the timeout expires, the fans previously set to fail-safe mode will be forced to 100% power.

```
#define FAN 1
                       0x01
   #define FAN 2
                       0 \times 02
   #define FAN 3
                       0x04
   #define FAN 4
                       0x08
   type = 0x19 = 25_{10}
   data length = 2
   data[0] = bit mask of fans set to fail-safe
   data[1] = timeout value in 1/8 second ticks:
           1 = 1/8 second
           2 = 1/4 second
         255 = 31 7/8 \text{ seconds}
The return packet will be:
   type = 0x40 \mid 0x19 = 0x59 = 89_{10}
   data_length = 0
```

26 (0x1A): Set Fan Tachometer Glitch Filter

The CFA633 controls fan speed by using PWM. Using PWM turns the power to a fan on and off quickly to change the average power delivered to the fan. The CFA633 uses approximately 18 Hz for the PWM repetition rate. The fan's tachometer output is only valid if power is applied to the fan. Most fans produce a valid tachometer output very quickly after the fan has been turned back on but some fans take time after being turned on before their tachometer output is valid.

This command allows you to set a variable-length delay after the fan has been turned on before the CFA633 will recognize transitions on the tachometer line. The delay is specified in counts, each count being nominally 552.5 µS long (1/100 of one period of the 18 Hz PWM repetition rate).

In practice, most fans will not need the delay to be changed from the default length of 1 count. If a fan's tachometer output is not stable when its PWM setting is other than 100%, simply increase the delay until the reading is stable. Typically you would (1) start at a delay count of 50 or 100, (2) reduce it until the problem reappears, and then (3) slightly increase the delay count to give it some margin.

Setting the glitch delay to higher values will make the RPM monitoring slightly more intrusive at low power settings. Also, the higher values will increase the lowest speed that a fan with RPM reporting enabled will "seek" at "0%" power setting.

The Fan Glitch Delay is one of the items stored by the command 4 (0x04): Store Current State As Boot State (Pg. 29).

```
type = 0x1A = 26<sub>10</sub>
data_length = 4
data[0] = delay count of fan 1
data[1] = delay count of fan 2
data[2] = delay count of fan 3
data[3] = delay count of fan 4
The return packet will be:
type = 0x40 | 0x1A = 0x5A = 90<sub>10</sub>
data length = 0
```



27 (0x1B): Query Fan Power & Fail-Safe Mask

This command can be used to verify the current fan power and verify which fans are set to fail-safe mode.

```
0 \times 01
   #define FAN 1
   #define FAN_2
                        0 \times 02
   #define FAN 3
                        0x04
   \#define FAN_4
                        0x08
   type = 0x1B = 27_{10}
   data length = 0
The return packet will be:
   type = 0x40 \mid 0x1B = 0x5B = 91_{10}
   data length = 5
   data[0] = fan 1 power
   data[1] = fan 2 power
   data[2] = fan 3 power
   data[3] = fan 4 power
```

data[4] = bit mask of fans with fail-safe set



28 (0x1C): Set ATX Power Switch Functionality

The combination of the CFA633 with the optional Crystalfontz <u>WR-PWR-Y14</u> cable can be used to replace the function of the power and reset switches in a standard ATX-compatible system. The ATX Power Switch Functionality is one of the items stored by the command <u>4 (0x04)</u>: Store Current State As Boot State (Pg. 29).

NOTE ON COMMAND 28: SET ATX POWER SWITCH FUNCTIONALITY

The GPIO pins used for ATX control must not be configured as user GPIO. The pins must be configured to their default drive mode in order for the ATX functions to work correctly.

These settings are factory default but may be changed by the user. Please see command <u>34 (0x22):</u> <u>Set or Set and Configure GPIO Pins (Pg. 45)</u>. These settings must be saved as the boot state.

To ensure that GPIO[1] will operate correctly as ATX SENSE, user GPIO[1] must be configured as:

```
DDD = "011: 1=Resistive Pull Up, 0=Fast, Strong Drive Down".
F = "0: Port unused for user GPIO."
```

This configuration can be assured by sending the following command:

```
command = 34
length = 3
data[0] = 1
data[1] = 0
data[2] = 3
```

To ensure that GPIO[2] will operate correctly as ATX POWER, user GPIO[2] must be configured as:

```
DDD = "010: Hi-Z, use for input".
F = "0: Port unused for user GPIO."
```

This configuration can be assured by sending the following command:

```
command = 34
length = 3
data[0] = 2
data[1] = 0
data[2] = 2
```

To ensure that GPIO[3] will operate correctly as ATX RESET, user GPIO[3] must be configured as:

```
DDD = "010: Hi-Z, use for input".
F = "0: Port unused for user GPIO."
```

This configuration can be assured by sending the following command:

```
command = 34
length = 3
data[0] = 3
data[1] = 0
data[2] = 2
```

These settings must be saved as the boot state.

The RESET (GPIO[3]) and POWER CONTROL (GPIO[2]) lines on the CFA633 are normally high-impedance. Electrically, they appear to be disconnected or floating. When the CFA633 asserts the RESET or POWER_CONTROL lines, they are momentarily driven high or low (as determined by the RESET_INVERT and POWER_INVERT bits, detailed below). To end the power or reset pulse, the CFA633 changes the lines back to high-impedance.



FOUR FUNCTIONS ENABLED BY COMMAND 28

Function 1: KEYPAD RESET

If POWER-ON SENSE (GPIO[1]) is high, holding the green check key for 4 seconds will pulse RESET (GPIO[3]) pin for 1 second. During the 1-second pulse, the CFA633 will show "RESET", and then the CFA633 will reset itself, showing its boot state as if it had just powered on. Once the pulse has finished, the CFA633 will not respond to any commands until after it has reset the host and itself.

Function 2: KEYPAD_POWER_ON

If POWER-ON SENSE (GPIO[1]) is low, pressing the green check key for 0.25 seconds will pulse POWER CONTROL (GPIO[2]) for the duration specified by in data[1] or the default of 1 second. During this time the CFA633 will show "POWER ON", then the CFA633 will reset itself.

Function 3: KEYPAD_POWER_OFF

If POWER-ON SENSE (GPIO[1]) is high, holding the red "X" key for 4 seconds will pulse POWER CONTROL (GPIO[2]) for the duration specified by in data[1] or the default of 1 second. If the user continues to hold the power key down, then the CFA633 will continue to drive the line for a maximum of 5 additional seconds. During this time the CFA633 will show "POWER OFF".

Function 4: LCD_OFF_IF_HOST_IS_OFF

data_length = 0

If LCD_OFF_IF_HOST_IS_OFF is set, the CFA633 will blank its screen and turn off its backlight to simulate its power being off any time POWER-ON SENSE (GPIO[1]) is low. The CFA633 will still be active (since it is powered by V_{SB}), monitoring the keypad for a power-on keystroke. If +12 ν remains active (which would not be expected, since the host is "off"), the fans will remain on at their previous settings. Once POWER-ON SENSE (GPIO[1]) goes high, the CFA633 will reboot as if power had just been applied to it.

```
#define RESET INVERT
                                         0x02 //Reset pin drives high instead of low
   #define POWER INVERT
                                         0x04 //Power pin drives high instead of low
   #define LCD OFF IF HOST IS OFF 0x10
   #define KEYPAD RESET
                                      0x20
   #define KEYPAD_POWER ON
                                      0 \times 40
   #define KEYPAD POWER OFF
                                      0x80
   type: 0x1C = 28_{10}
   data length = 1 or 2
   data[0]: bit mask of enabled functions
   data[1]: (optional) length of power on & off pulses in 1/32 second
           1 = 1/32 \text{ sec}
           2 = 1/16 \text{ sec}
          16 = 1/2 \text{ sec}
         255 = 8 \sec
The return packet will be:
   type: 0x40 \mid 0x1C = 0x5C = 92_{10}
```

29 (0x1D): Enable/Disable and Reset the Watchdog

Some high-availability systems use hardware watchdog timers to ensure that a software or hardware failure does not result in an extended system outage. Once the host system has booted, a system monitor program is started. The



system monitor program would enable the watchdog timer on the CFA633. If the system monitor program fails to reset the CFA633's watchdog timer, the CFA633 will reset the host system.

NOTE

The GPIO pins used for ATX control must not be configured as user GPIO. They must be configured to their default drive mode in order for the ATX functions to work correctly. These settings are factory default, but may be changed by the user. Please see the note under command 28 (0x1C): Set ATX Power Switch Functionality (Pg. 42) or command 34 (0x22): Set or Set and Configure GPIO Pins (Pg. 45).

```
type: 0x1D = 29<sub>10</sub>
data_length = 1
data[0] = enable/timeout

If timeout is 0, the watchdog is disabled.

If timeout is 1-255, then this command must be issued again within timeout seconds to avoid a watchdog reset.

To turn the watchdog off once it has been enabled, simply set timeout to 0.

If the command is not re-issued within timeout seconds, then the CFA633 will reset the host (see command 28 for details). Since the watchdog is off by default when the CFA633 powers up, the CFA633 will not issue another host reset until the host has once again enabled the watchdog.

The return packet will be:

type: 0x40 | 0x1D = 0x5D = 93<sub>10</sub>
```

30: Read Reporting & Status

type = $0x1E = 30_{10}$

data length = 0

This command can be used to verify the current items configured to report to the host, as well as some other miscellaneous status information. Please note that the information returned by the CFA533 is not identical to this.

```
data length = 0
The return packet will be:
   type = 0x40 \mid 0x1E = 0x5E = 94_{10}
   data length = 15
   data[0] = fan 1-4 reporting status (as set by command 16)
   data[1] = temperatures 1-8 reporting status (as set by command 19)
   data[2] = temperatures 9-15 reporting status (as set by command 19)
   data[3] = temperatures 16-23 reporting status (as set by command 19)
   data[4] = temperatures 24-32 reporting status (as set by command 19)
   data[5] = key presses (as set by command 23)
data[6] = key releases (as set by command 23)
   data[7] = ATX Power Switch Functionality (as set by command 28), and
             bit 0x08 will be set if the watchdog is active
   data[8] = current watchdog counter (as set by command 29)
   data[9] = fan RPM glitch delay[0] (as set by command 26)
   data[10] = fan RPM glitch delay[1] (as set by command 26)
   data[11] = fan RPM glitch delay[2] (as set by command 26)
   data[12] = fan RPM glitch delay[3] (as set by command 26)
   data[13] = contrast setting (as set by command 13)
   data[14] = backlight setting (as set by command 14)
```

Please Note: Previous and future firmware versions may return fewer or additional bytes.



31 (0x1F): Send Data to LCD

This command allows data to be placed at any position on the LCD.

```
type: 0x1F = 31_{10}
data_length = 3 to 18
data[0]: col = x = 0 to 15
data[1]: row = y = 0 to 1
data[2-21]: text to place on the LCD, variable from 1 to 16 characters

The return packet will be:
type: 0x40 \mid 0x1F = 0x5F = 95_{10}
```

Send Data to LCD is one of the items stored by the command 4 (0x04): Store Current State As Boot State (Pg. 29).

32: Reserved for CFA631 Key Legends

33 (0x21): Set Baud Rate

data length = 0

This command will change the CFA633's baud rate. The CFA633 will send the acknowledge packet for this command and change its baud rate to the new value. The host should send the baud rate command, wait for a positive acknowledge from the CFA633 at the old baud rate, and then switch itself to the new baud rate. The baud rate must be saved by the command 4 (0x04): Store Current State As Boot State (Pg. 29) if you want the CFA633 to power up at the new baud rate.

The factory default baud rate is 19200.

34 (0x22): Set or Set and Configure GPIO Pins

The CFA633 (hardware versions v1.4 and up, firmware versions 1.9 and up) has five pins for user-definable general purpose input / output (GPIO). These pins are shared with the DOW and ATX functions. Be careful when you configure the GPIO if you want to use the ATX or DOW at the same time.

The architecture of the CFA633 allows great flexibility in the configuration of the GPIO pins. They can be set as input or output. They can output constant high or low signals or a variable duty cycle 100 Hz PWM signal.

In output mode using the PWM (and a suitable current limiting resistor), an LED may be turned on or off and even dimmed under host software control. With suitable external circuitry, the GPIOs can also be used to drive external logic or power transistors.

The CFA633 continuously polls the GPIOs as inputs at 32 Hz. The present level can be queried by the host software at a lower rate. The CFA633 also keeps track of whether there were rising or falling edges since the last host query (subject to the resolution of the 32 Hz sampling). This means that the host is not forced to poll quickly in order to detect short events. The algorithm used by the CFA633 to read the inputs is inherently "bounce-free".



The GPIOs also have "pull-up" and "pull-down" modes. These modes can be useful when using the GPIO as an input connected to a switch since no external pull-up or pull-down resistor is needed. For instance, the GPIO can be set to pull up. Then when a switch connected between the GPIO and ground is open, reading the GPIO will return a "1". When the switch is closed, the input will return a "0".

Pull-up/pull-down resistance values are approximately $5k\Omega$. Do not exceed current of 25 mA per GPIO.

NOTE ON SETTING AND CONFIGURING GPIO PINS

The GPIO pins may also be used for ATX control through header J8 and temperature sensing through the CFA633's DOW header. By factory default, the GPIO output setting, function, and drive mode are set correctly to enable operation of the ATX and DOW functions. The GPIO output setting, function, and drive mode must be set to the correct values in order for the ATX and DOW functions to work. Improper use of this command can disable the ATX and DOW functions. The 633 WinTest may be used to easily check and reset the GPIO configuration to the default state so the ATX and DOW functions will work.

The GPIO configuration is one of the items stored by the command 4 (0x04): Store Current State As Boot State (Pg. 29).

```
type: 0x22 = 34_{10}
data length:
  2 bytes to change value only
  3 bytes to change value and configure function and drive mode
data[0]: index of GPIO to modify
       0 = GPIO[0] = J8, Pin 7
       1 = GPIO[1] = J8, Pin 6 (default is ATX Host Power Sense)
       2 = GPIO[2] = J8, Pin 5 (default is ATX Host Power Control)
       3 = GPIO[3] = J8, Pin 4 (default is ATX Host Reset Control)
       4 = GPIO[4] = J9, Pin 2 (default is DOW I/O--always has 1k\Omega
                                 hardware pull-up)
  5-255: reserved
  Please note: Future versions of this command on future
  hardware models may accept additional values for data[0],
  which would control the state of future additional GPIO
  pins
  (Continues on the next page.)
```



```
data[1] = Pin output state (actual behavior depends on drive mode):
         0 = Output set to low
      1-99: Output duty cycle percentage (100 Hz nominal)
       100 = Output set to high
     101-255: invalid
  data[2] = Pin function select and drive mode (optional)
          || -- DDD = Drive Mode (based on output state of 1 or 0)
                ______
                000: 1=Fast, Strong Drive Up, 0=Resistive Pull Down
                001: 1=Fast, Strong Drive Up, 0=Fast, Strong Drive Down
                010: Hi-Z, use for input
                011: 1=Resistive Pull Up,
                                            0=Fast, Strong Drive Down
                100: 1=Slow, Strong Drive Up, 0=Hi-Z
                101: 1=Slow, Strong Drive Up, 0=Slow, Strong Drive Down
                110: reserved, do not use
                111: 1=Hi-Z,
                                            0=Slow, Strong Drive Down
          ---- F = Function
                ______
                0: Port unused for GPIO. It will take on the default
                   function such as ATX, DOW or unused. The user is
                   responsible for setting the drive to the correct
                   value in order for the default function to work
                   correctly.
                1: Port used for GPIO under user control. The user is
                   responsible for setting the drive to the correct
                   value in order for the desired GPIO mode to work
                   correctly.
          ---- reserved, must be 0
The return packet will be:
   type = 0x40 \mid 0x22 = 0x62 = 98_{10}
  data length = 0
```

35 (0x23): Read GPIO Pin Levels and Configuration State

Please see command 34 (0x22): Set or Set and Configure GPIO Pins (Pg. 45) for details on the GPIO architecture.

```
type: 0x23 = 35_{10}
  data length: 4
  data[0]: index of GPIO to query
          0 = GPIO[0] = J8, Pin 7
          1 = GPIO[1] = J8, Pin 6 (default is ATX Host Power Sense)
2 = GPIO[2] = J8, Pin 5 (default is ATX Host Power Control)
          3 = GPIO[3] = J8, Pin 4 (default is ATX Host Reset Control)
          4 = GPIO[4] = J9, Pin 2 (default is DOW I/0--always has 1 k\Omega
                                       hardware pull-up)
          5-255: reserved
    Please note: Future versions of this command on future
    hardware models may accept additional values for data[0],
    which would return the status of future additional GPIO
    pins
  The return packet will be:
      type = 0x40 \mid 0x23 = 0x63 = 99_{10}
      data length = 4
(Continues on the next page.)
```



returns: data[0] = index of GPIO read data[1] = Pin state & changes since last poll -RFS Enable Reporting of this Fan's Tach Input | | | -- S = state at the last reading --- F = at least one falling edge has been detected since the last poll ---- R = at least one rising edge has been detected since the last poll ---- reserved (This reading is the actual pin state, which may or may not agree with the pin setting, depending on drive mode and the load presented by external circuitry. The pins are polled at approximately 32 Hz asynchronously with respect to this command. Transients that happen between polls will not be detected.) data[2] = Requested Pin level/PWM level 0-100: Output duty cycle percentage (This value is the requested PWM duty cycle. The actual pin may or may not be toggling in agreement with this value, depending on the drive mode and the load presented by external circuitry) data[3] = Pin function select and drive mode - FDDD ||||-- DDD = Drive Mode ______ 000: 1=Fast, Strong Drive Up, 0=Resistive Pull Down 001: 1=Fast, Strong Drive Up, 0=Fast, Strong Drive Down 010: Hi-Z, use for input 0=Fast, Strong Drive Down 011: 1=Resistive Pull Up, 100: 1=Slow, Strong Drive Up, 0=Hi-Z 101: 1=Slow, Strong Drive Up, 0=Slow, Strong Drive Down 110: reserved 111: 1=Hi-Z, 0=Slow, Strong Drive Down ---- F = Function 0: Port unused for GPIO. It will take on the default function such as ATX, DOW or unused. The user is responsible for setting the drive to the correct value in order for the default function to work correctly. 1: Port used for GPIO under user control. The user is responsible for setting the drive to the correct value in order for the desired GPIO mode to work correctly. ---- reserved, will return 0



CHARACTER GENERATOR ROM (CGROM)

To find the code for a given character, add the two numbers that are shown in bold for its row and column. For example, the superscript "9" is in the column labeled "128d" and in the row labeled "9d". So you would add 128 + 9 to get 137. When you send a byte with the value of 137 to the display, then a superscript "9" will be shown.


upper 4 bits	0 _d	16₀	32 _d	48 _d	64 ₀	80 ₀	96 _d	112ժ	128 _d	144 _d	160 _d	176 _d	192 _d	208 _d	224 _d	240 _d
lower 4 bits				l						1001 ₂					11102	
O _d	CGRAM [0]															
1 _d 0001 ₂	CGRAM [1]															
2 _d 0010,	cgram [2]															
3 _d 0011 ₂	CGRAM [3]															
4 _d 0100 ₂	cgram [4]															
5 _d 0101,	cgram [5]															
6 _d	cgram [6]															
7a 01112	CGRAM [7]															
8 _d 1000 ₂	CGRAM [0]															
9 _d 1001,	CGRAM [1]															
10 d 1010₂	CGRAM [2]															
11a 1011 ₂	CGRAM [3]															
12 d 1100₂	cgram [4]															
13 _d 1101 ₂	CGRAM [5]															
14 _d 1110 ₂	CGRAM [6]															
15 _d 1111 ₂	cgram [7]															

Figure 10. Character Generator ROM (CGROM)




MODULE OUTLINE DRAWING

Figure 11. CFA633 Module Outline Drawing (two pages below)









KEYPAD OUTLINE DRAWING




Figure 12. CFA633 Keypad Outline Drawing



PANEL MOUNTING CUTOUT




Figure 13. CFA633 Panel Mounting Application Cutout Drawing for Optional Bracket



JUMPER LOCATIONS AND FUNCTIONS

The CFA633 has twenty-one jumpers. JP1 through JP 13 and JP18 may be changed. The jumpers are normally open. The jumpers may be closed by melting a ball of solder across their gap. You may re-open the jumpers by removing the solder. Solder wick works well for removing solder.




Figure 14. CFA633 Jumper Locations and Functions



CARE AND HANDLING PRECAUTIONS

For optimum operation of the CFA633-YYB-KS and to prolong its life, please follow the precautions described below.

ESD (ELECTROSTATIC DISCHARGE)

This circuitry is industry standard CMOS logic and susceptible to ESD damage. Please use industry standard antistatic precautions as you would for any other for any other static sensitive devices such as expansion cards, motherboards, or integrated circuits. Ground your body, work surfaces, and equipment.

DESIGN AND MOUNTING

- The exposed surface of the "glass" is actually a polarizer laminated on top of the glass. To protect the soft plastic polarizer from damage, the module ships with a protective film over the polarizer. Please peel off the protective film slowly. Peeling off the protective film abruptly may generate static electricity.
- The polarizer is made out of soft plastic and is easily scratched or damaged. When handling the module, avoid touching the polarizer. Finger oils are difficult to remove.
- CFA633-YYB-KS without Crystalfontz overlay: To protect the soft plastic polarizer from damage, place a transparent plate (for example, acrylic, polycarbonate or glass) in front of the module, leaving a small gap between the plate and the display surface. We use GE HP-92 Lexan, which is readily available and works well.
- Do not disassemble or modify the module.
- Do not reverse polarity to the power supply connections. Reversing polarity will immediately ruin the module.

AVOID SHOCK, IMPACT, TORQUE, OR TENSION

- Do not expose the CFA633-YYB-KS to strong mechanical shock, impact, torque, or tension.
- Do not drop, toss, bend, or twist the CFA633-YYB-KS.
- Do not place weight or pressure on the CFA633-YYB-KS.
- If the LCD panel breaks, be careful to not get the liquid crystal fluid in your mouth or eyes. If the liquid crystal fluid touches your skin, clothes, or work surface, wash it off immediately using soap and plenty of water.

CLEANING

- The polarizer (laminated to the glass) is soft plastic. The soft plastic is easily scratched or damaged. Be very careful when you clean the polarizer.
- Do not clean the polarizer with liquids. Do not wipe the polarizer with any type of cloth or swab (for example, Q-tips).
- Use the removable protective film to remove smudges (for example, fingerprints) and any foreign matter. If you no longer have the protective film, use standard transparent office tape (for example, Scotch® brand "Crystal Clear Tape"). If the polarizer is dusty, you may carefully blow it off with clean, dry, oil-free compressed air.
- CFA633-YYB-KS without Crystalfontz overlay: The exposed surface of the LCD "glass" is actually the front
 polarizer laminated to the glass. The polarizer is made out of a fairly soft plastic and is easily scratched or
 damaged. The polarizer will eventually become hazy if you do not take great care when cleaning it. Long contact
 with moisture (from condensation or cleaning) may permanently spot or stain the polarizer.



OPERATION

- Your circuit should be designed to protect the CFA633-YYB-KS from ESD and power supply transients.
- Observe the operating temperature limitations: a minimum of 0°C to a maximum of 50°C with minimal fluctuation. Operation outside of these limits may shorten life and/or harm display.
 - At lower temperatures of this range, response time is delayed.
 - At higher temperatures of this range, display becomes dark. (You may need to adjust the contrast.)
- Operate away from dust, moisture, and direct sunlight.

STORAGE AND RECYCLING



- Store in an ESD-approved container away from dust, moisture, and direct sunlight.
- Observe the storage temperature limitations: -10°C minimum, 60°C maximum with minimal fluctuation. Rapid temperature changes can cause moisture to form, resulting in permanent damage.
- Do not allow weight to be placed on the CFA633-YYB-KSs while they are in storage.
- Please recycle your outdated Crystalfontz modules at an approved facility.




APPENDIX A: CONNECTING A DS2450 1-WIRE QUAD A/D CONVERTER

This appendix describes a simple test circuit that demonstrates how to connect a Dallas Semiconductor DS2450 4-channel ADC to the CFA633's "DOW" (Dallas One Wire) connector. It also gives a sample command sequence to initialize and read the ADC.

Up to 32 DOW devices can be connected to the CFA633. In this example the DS2450 appears at device index 0. Your software should query the connected devices using command 18 (0x12): Read DOW Device Information (Pg. 34) to verify the locations and types of DOW devices connected in your application.

Please refer to the <u>DS2450 Data Sheet</u> and the description for command <u>20 (0x14): Arbitrary DOW Transaction (Pg. 37)</u> more information.



Appendix A, Figure 1. Test Circuit Schematic

Start 633_WinTest and open the Packet Debugger dialog.

Select Command 20 = Arbitrary DOW Transaction, then paste each string below into the data field and send the packet. The response should be similar to what is shown.



```
//Write 0x40 (=64) to address 0x1C (=28) to leave analog circuitry on
//(see page 6 of the data sheet)
<command 20> \000\002\085\028\000\064
                                //16 bit "i-button" CRC + 8-bit "DOW" CRC
<response> C=84(d=0):2E,05,22
                                 //Consult "i-button" docs to check 16-bit CRC
                                //DOW CRC is probably useless for this device.
//Write all 8 channels of control/status (16 bits, 5.10v range)
<command 20> \000\002\085\008\000\000 // address = 8, channel A low
<response> C=84(d=0):6F,F1,68 // 16-bits, output off
<command 20> \000\002\085\009\000\001 // address = 9, channel A high
<response> C=84(d=0):FF,F1,AB
                                        // no alarms, 5.1v
<command 20> \000\002\085\010\000\000 // address = 10, channel B low
                                        // 16-bits, output off
<response> C=84(d=0):CE,31,88
<command 20> \000\002\085\011\000\001 // address = 11, channel B high
<response> C=84(d=0):5E,31,4B
                                        // no alarms, 5.1v
<command 20> \000\002\085\012\000\000 // address = 12, channel C low
<response> C=84(d=0):2E,30,A3
                                        // 16-bits, output off
<command 20> \000\002\085\013\000\001 // address = 13, channel C high
<response> C=84(d=0):BE,30,60
                                        // no alarms, 5.1v
<command 20> \000\002\085\014\000\000 // address = 14, channel D low
<response> C=84(d=0):8F,F0,43
                                        // 16-bits, output off
<command 20> \000\002\085\015\000\001 // address = 15, channel D high
<response> C=84(d=0):1F,F0,80
                                        // no alarms, 5.1v
//Read all 4 channels of control/status (check only)
<command 20> \000\010\170\008\000
<response> C=84(d=0):00,01,00,01,00,01,00,01,E0,CF,01
//Repeat next two commands for each conversion (two cycles shown)
//Start conversion on all channels
<command 20> \000\002\060\015\000
<response> C=84(d=0):3A,03,28
//Read all 8 channels
<command 20> \000\010\170\000\000
<response> C=84(d=0):00,33,DF,64,84,96,6A,C8,5A,6B,BE
//Decoded response:
0x3300 = 130561.016015625 \text{ volts (channel A)}
0x64DF = 258232.009541321 \text{ volts (channel B)}
0x9684 = 385322.998553467 \text{ volts (channel C)}
0xC86A = 513063.992623901 volts (channel D)
//Start conversion on all channels
<command 20> \000\002\060\015\000
<response> C=84(d=0):3A,03,28
//Read all 8 channels
<command 20> \000\010\170\000\000
<response> C=84(d=0):6B,33,B2,64,97,96,42,C8,0F,C9,0A
//Decoded response:
0x336B = 131631.024342346 volts (channel A)
0x64B2 = 257782.006039429 \text{ volts (channel B)}
0x9697 = 385513.000032043 \text{ volts (channel C)}
0xC842 = 512663.989511108 \text{ volts (channel D)}
```



APPENDIX B: CONNECTING A DS1963S SHA IBUTTON

This appendix describes connecting a Dallas Semiconductor DS1963S Monetary iButton with SHA-1 Challenge Response Algorithm and 4KB of nonvolatile RAM to the CFA-633's DOW (Dallas One Wire) connector. It also gives a sample command sequence to read and write the DS1963S's scratch memory.


The DS1963S can be used as a secure dongle to protect your system's application software from being copied. Even if the communication channel is compromised or the host is not authentic, the SHA algorithm ensures that the data is still secure. Please see the following Maxim/Dallas white papers and application notes for more information:

- White Paper 1: SHA Devices Used in Small Cash Systems
- White Paper 2: Using the 1-Wire Public-Domain Kit
- White Paper 3: Why are 1-Wire SHA-1 Devices Secure?
- White Paper 4: Glossary of 1-Wire SHA-1 Terms
- App Note 1201: White Paper 8: 1-Wire SHA-1 Overview
- App Note 150: Small Message Encryption using SHA Devices
- App Note 152: SHA iButton Secrets and Challenges
- App Note 154: Passwords in SHA Authentication
- App Note 156: DS1963S SHA 1-Wire API Users Guide
- App Note 157: SHA iButton API Overview
- App Note 190: Challenge and Response with 1-Wire SHA devices

Up to 32 DOW devices can be connected to the CFA-633. In this example the DS1963S appears at device index 0. Your software should query the connected devices using command 19 (0x13): Set Up Temperature Reporting (Pg. 36) to verify the locations and types of DOW devices connected in your application.

Please refer to the <u>DS1963S Data Sheet</u> and the description for command <u>20 (0x14): Arbitrary DOW Transaction (Pg. 37)</u> for more information.

To connect the DS1963S to the CFA-633, simply make one connection between the DS1963S's "GND" terminal and the CFA-633 DOW connector's GND pin, and a second connection between the DS1963S's "IO" pin and the CFA-633 DOW connector's I/O pin. By using a DS9094 iButton Clip, the connection is easy.



Appendix B, Figure 1. How to connect SHA iButton



To demonstrate reading and writing the scratch memory on DS1963S, open the <u>633_WinTest</u> Packet Debugger dialog and use it to experiment with the following commands: Erase Scratchpad, Read Scratchpad, and Write Scratchpad.

To use the full power of the DS1963S, a program based on the Dallas/Maxim application notes listed above is needed. The challenge/response sequence would be unwieldy to demonstrate using the 633_WinTest Packet Debugger dialog.

First read the address of the DS1963S as detected by the CFA-633 at boot. Since only one device is connected, you only need to query index 0. In a production situation, query all 32 indices to get a complete picture of the devices available on the DOW bus.

```
Command:
   18 = Read DOW Device Information
Data sent:
   \000
Data received:
   C=82(d=0):18,CC,D2,19;00,00,00,9E
```

The first byte returned is the Family Code of the Dallas One Wire / iButton device. 0x18 indicates that this device is a DS1963. A list of the possible Dallas One Wire / iButton device family codes is available in App Note 155: 1-Wire_Software Resource Guide on the Maxim/Dallas website.

Erase Scratchpad Command (quote from the Maxim/Dallas <u>DS1963S Data Sheet</u>): Erase Scratchpad [C3h]

The purpose of this command is to clear the HIDE flag and to wipe out data that might have been left in the scratchpad from a previous operation. After having issued the command code the bus master transmits a target address, as with the write scratchpad command, but no data. Next the whole scratchpad will be automatically filled with FFh bytes, regardless of the target address. This process takes approximately 32 µs during which the master reads 1's. After this the master reads a pattern of alternating 0's and 1's indicating that the command has completed. The master must read at least 8 bits of this alternating pattern. Otherwise the device might not properly respond to a subsequent Reset Pulse.

The "AA" bytes read are the pattern of alternating 0's and 1's indicating that the command has completed.

Read Scratchpad Command (quote from the Maxim/Dallas DS1963S Data Sheet)

Read Scratchpad Command [AAh]

HIDE = 0:

The Read Scratchpad command allows verifying the target address, ending offset and the integrity of the scratchpad data. After issuing the command code the master begins reading. The first 2 bytes will be the target address. The next byte will be the ending offset/data status byte (E/S) followed by the scratchpad data beginning at the byte offset (T4: T0). The master may read data until the end of the scratchpad after which it will receive the inverted CRC generated by the DS1963S. If the master continues reading after the CRC all data will be logic 1's.

Command:

Since you did an "Erase Scratchpad" as the previous command, the "Read Scratchpad" returns 0xFF bytes as expected.



Write Scratchpad Command (quote from the Maxim/Dallas DS1963S Data Sheet)

Write Scratchpad Command [0Fh]

HIDE = 0, Target Address range 0000h to 01FFh only

After issuing the write scratchpad command, the master must first provide the 2-byte target address, followed by the data to be written to the scratchpad. The data will be written to the scratchpad starting at the byte offset (T4:T0). The ending offset (E4: E0) will be the byte offset at which the master stops writing data. Only full data bytes are accepted. If the last data byte is incomplete its content will be ignored and the partial byte flag PF will be set.

When executing the Write Scratchpad command the CRC generator inside the DS1963S (see Figure 12) calculates a CRC of the entire data stream, starting at the command code and ending at the last data byte sent by the master. This CRC is generated using the CRC16 polynomial by first clearing the CRC generator and then shifting in the command code (0FH) of the Write Scratchpad command, the Target Addresses TA1 and TA2 as supplied by the master and all the data bytes. The master may end the Write Scratchpad command at any time. However, if the ending offset is 11111b, the master may send 16 read time slots and will receive the CRC generated by the DS1963S.

Write 10 bytes of identifiable test data {0x11, 0x22, 0x33, 0x44, 0x55, 0x66, 0x77, 0x88, 0x99, 0xAA} to the scratch pad in location 0:0

```
Command:
   20 = Arbitrary DOW transaction
Data sent:
   \000\000\x0F\x00\x11\x22\x33\x44\x55\x66\x77\x88\x99\xAA
Data received:
   C=84(d=0):00
```

Use the Read Scratchpad Command [AAh] to read back the data.

```
Command:
   20 = Arbitrary DOW transaction
Data sent:
   \000\013\xAA
Data received:
   C=84(d=0):00,00,09,11,22,33,44,55,66,77,88,99,AA,1E
```

Now write 10 bytes of identifiable test data {0x12, 0x23, 0x34, 0x45, 0x56, 0x67, 0x78, 0x89, 0x9A, 0xAB} to the scratch pad in location 0:0x0A

```
Command:
   20 = Arbitrary DOW transaction
Data sent:
  \000\000\x0F\x0A\x00\x12\x23\x34\x45\x56\x67\x78\x89\x9A\xAB
Data received:
   C=84(d=0):00
```

Use the Read Scratchpad Command [AAh] to read back the data.

```
Command:
   20 = Arbitrary DOW transaction
Data sent:
   \000\013\xAA
Data received:
   C=84(d=0):00,02,09,12,23,34,45,56,67,78,89,9A,AB,62
```

Reading and writing to the scratch pad is the first step required to communicate with the DS1863S. In order to fully use the DS1963S for a dongle application that securely protects your software from copying, become familiar with the SHA algorithm as it applies to the SHA iButton by studying the Maxim/Dallas white papers and application notes listed above. Then create a software application that implements the secure challenge/response protocol as outlined in the application notes.



APPENDIX C: SAMPLE CODE (INCLUDES ALGORITHMS TO CALCULATE THE CRC)

SAMPLE CODE

Free downloadable code on our website:

- ☐ Windows compatible test/demonstration program and source.
 - http://www.crystalfontz.com/product/633WinTest#docs
- ☐ Linux compatible command-line demonstration program with C source code. 8K.
 - http://www.crystalfontz.com/product/linux_cli_examples#docs
- Supported by CrystalControl freeware.

http://www.crystalfontz.com/forum/showthread.php?t=5767

ALGORITHMS TO CALCULATE THE CRC

Below are five sample algorithms that will calculate the CRC of a CFA-633 packet. Some of the algorithms were contributed by forum members and originally written for the CFA-631. The CRC used in the CFA-633 is the same one that is used in IrDA, which came from PPP, which to at least some extent seems to be related to a CCITT (ref: Network Working Group Request for Comments: 1171) standard. At that point, the trail was getting a bit cold and diverged into several referenced articles and papers, dating back to 1983.

The polynomial used is $X^{16} + X^{12} + X^5 + X^0$ (0x8408) The result is bit-wise inverted before being returned.

Algorithm 1: "C" Table Implementation

This algorithm is typically used on the host computer, where code space is not an issue.

```
//This code is from the IRDA LAP documentation, which appears to
//have been copied from PPP:
// http://irda.affiniscape.com/associations/2494/files/Specifications/
IrLAP11 Plus Errata.zip
//I doubt that there are any worries about the legality of this code,
//searching for the first line of the table below, it appears that
//the code is already included in the linux 2.6 kernel "Driver for
//ST5481 USB ISDN modem". This is an "industry standard" algorithm
//and I do not think there are ANY issues with it at all.
typedef unsigned char ubyte;
typedef unsigned short word;
word get crc(ubyte *bufptr,word len)
  //CRC lookup table to avoid bit-shifting loops.
  static const word crcLookupTable[256] =
     {0x00000,0x01189,0x02312,0x0329B,0x04624,0x057AD,0x06536,0x074BF,
      0x08C48,0x09DC1,0x0AF5A,0x0BED3,0x0CA6C,0x0DBE5,0x0E97E,0x0F8F7,
      0 \times 01081, 0 \times 00108, 0 \times 03393, 0 \times 0221A, 0 \times 056A5, 0 \times 0472C, 0 \times 075B7, 0 \times 0643E,
      0x09CC9,0x08D40,0x0BFDB,0x0AE52,0x0DAED,0x0CB64,0x0F9FF,0x0E876,
      0 \times 02102, 0 \times 0308B, 0 \times 00210, 0 \times 01399, 0 \times 06726, 0 \times 076AF, 0 \times 04434, 0 \times 055BD,
      0x0AD4A,0x0BCC3,0x08E58,0x09FD1,0x0EB6E,0x0FAE7,0x0C87C,0x0D9F5,
      0 \times 03183, 0 \times 0200 A, 0 \times 01291, 0 \times 00318, 0 \times 077 A7, 0 \times 0662 E, 0 \times 054 B5, 0 \times 0453 C,
      0x0BDCB, 0x0AC42, 0x09ED9, 0x08F50, 0x0FBEF, 0x0EA66, 0x0D8FD, 0x0C974,
      0 \times 04204, 0 \times 0538D, 0 \times 06116, 0 \times 0709F, 0 \times 00420, 0 \times 015A9, 0 \times 02732, 0 \times 036BB,
      0x0CE4C,0x0DFC5,0x0ED5E,0x0FCD7,0x08868,0x099E1,0x0AB7A,0x0BAF3,
      0x05285,0x0430C,0x07197,0x0601E,0x014A1,0x00528,0x037B3,0x0263A,
```



```
0x0DECD,0x0CF44,0x0FDDF,0x0EC56,0x098E9,0x08960,0x0BBFB,0x0AA72,
       0 \times 06306, 0 \times 0728F, 0 \times 04014, 0 \times 0519D, 0 \times 02522, 0 \times 034AB, 0 \times 00630, 0 \times 017B9,
       0x0EF4E,0x0FEC7,0x0CC5C,0x0DDD5,0x0A96A,0x0B8E3,0x08A78,0x09BF1,
       0x07387, 0x0620E, 0x05095, 0x0411C, 0x035A3, 0x0242A, 0x016B1, 0x00738, 0x024A, 0x016B1, 0x00738, 0x00748, 0
        0x0FFCF, 0x0EE46, 0x0DCDD, 0x0CD54, 0x0B9EB, 0x0A862, 0x09AF9, 0x08B70,
       0x08408,0x09581,0x0A71A,0x0B693,0x0C22C,0x0D3A5,0x0E13E,0x0F0B7,
       0x00840,0x019C9,0x02B52,0x03ADB,0x04E64,0x05FED,0x06D76,0x07CFF,
       0 \times 09489, 0 \times 08500, 0 \times 0B79B, 0 \times 0A612, 0 \times 0D2AD, 0 \times 0C324, 0 \times 0F1BF, 0 \times 0E036,
       0x018C1, 0x00948, 0x03BD3, 0x02A5A, 0x05EE5, 0x04F6C, 0x07DF7, 0x06C7E,
        0x0A50A,0x0B483,0x08618,0x09791,0x0E32E,0x0F2A7,0x0C03C,0x0D1B5,
       0 \times 02942, 0 \times 038CB, 0 \times 00A50, 0 \times 01BD9, 0 \times 06F66, 0 \times 07EEF, 0 \times 04C74, 0 \times 05DFD,
       0x0B58B,0x0A402,0x09699,0x08710,0x0F3AF,0x0E226,0x0D0BD,0x0C134,
       0 \times 039C3, 0 \times 0284A, 0 \times 01AD1, 0 \times 00B58, 0 \times 07FE7, 0 \times 06E6E, 0 \times 05CF5, 0 \times 04D7C,
       0 \times 0 C60 C, 0 \times 0 D785, 0 \times 0 E51 E, 0 \times 0 F497, 0 \times 0 8028, 0 \times 0 91 A1, 0 \times 0 A33 A, 0 \times 0 B2B3,
       0 \times 04A44, 0 \times 05BCD, 0 \times 06956, 0 \times 078DF, 0 \times 00C60, 0 \times 01DE9, 0 \times 02F72, 0 \times 03EFB,
       0 \times 0 D68D, 0 \times 0 C704, 0 \times 0 F59F, 0 \times 0 E416, 0 \times 0 90 A9, 0 \times 0 8120, 0 \times 0 B3BB, 0 \times 0 A232,
       0x05AC5,0x04B4C,0x079D7,0x0685E,0x01CE1,0x00D68,0x03FF3,0x02E7A,
       0x0E70E,0x0F687,0x0C41C,0x0D595,0x0A12A,0x0B0A3,0x08238,0x093B1,
        0x06B46,0x07ACF,0x04854,0x059DD,0x02D62,0x03CEB,0x00E70,0x01FF9,
        0x0F78F, 0x0E606, 0x0D49D, 0x0C514, 0x0B1AB, 0x0A022, 0x092B9, 0x08330
       0x07BC7,0x06A4E,0x058D5,0x0495C,0x03DE3,0x02C6A,0x01EF1,0x00F78;
register word
     newCrc:
newCrc=0xFFFF;
//This algorithm is based on the IrDA LAP example.
while(len--)
    newCrc = (newCrc >> 8) ^ crcLookupTable[(newCrc ^ *bufptr++) & 0xff];
//Make this crc match the one's complement that is sent in the packet.
return(~newCrc);
```

Algorithm 2: "C" Bit Shift Implementation

This algorithm was mainly written to avoid any possible legal issues about the source of the routine (at the request of the LCDproc group). This routine was "clean" coded from the definition of the CRC. It is ostensibly smaller than the table driven approach but will take longer to execute. This routine is offered under the GPL.

```
typedef unsigned char ubyte;
typedef unsigned short word;
word get crc(ubyte *bufptr,word len)
  register unsigned int
   newCRC;
  //Put the current byte in here.
  ubyte
   data:
   bit count;
  //This seed makes the output of this shift based algorithm match
  //the table based algorithm. The center 16 bits of the 32-bit
  //"newCRC" are used for the CRC. The MSb of the lower byte is used
  //to see what bit was shifted out of the center 16 bit CRC
  //accumulator ("carry flag analog");
  newCRC=0x00F32100;
  while(len--)
    //Get the next byte in the stream.
    data=*bufptr++;
    //Push this byte's bits through a software
    //implementation of a hardware shift & xor.
    for(bit count=0;bit count<=7;bit count++)</pre>
      //Shift the CRC accumulator
      newCRC>>=1;
```



```
//The new MSB of the CRC accumulator comes
    //from the LSB of the current data byte.
    if(data&0x01)
     newCRC = 0x00800000;
    //If the low bit of the current CRC accumulator was set
    //before the shift, then we need to XOR the accumulator
    //with the polynomial (center 16 bits of 0x00840800)
    if(newCRC&0x00000080)
     newCRC^=0x00840800;
    //Shift the data byte to put the next bit of the stream
    //into position 0.
   data>>=1;
  }
//All the data has been done. Do 16 more bits of 0 data.
for(bit count=0;bit count<=15;bit count++)</pre>
  //Shift the CRC accumulator
 newCRC>>=1;
  //If the low bit of the current CRC accumulator was set
  //before the shift we need to XOR the accumulator with
  //0x00840800.
 if(newCRC&0x00000080)
   newCRC^=0x00840800;
//Return the center 16 bits, making this CRC match the one's
//complement that is sent in the packet.
return((~newCRC)>>8);
```



Algorithm 2B: "C" Improved Bit Shift Implementation

```
This is a simplified algorithm that implements the CRC.
```

```
unsigned short get crc(unsigned char count, unsigned char *ptr)
  unsigned short
          //Calculated CRC
    crc;
  unsigned char
           //Loop count, bits in byte
    i:
  unsigned char
    data; //Current byte being shifted
  crc = 0xFFFF; // Preset to all 1's, prevent loss of leading zeros
  while (count --)
    data = *ptr++;
    i = 8;
    do
      {
      if((crc ^ data) & 0x01)
        {
        crc >>= 1;
        crc ^= 0x8408;
      else
        crc >>= 1;
      data >>= 1;
      } while(--i != 0);
    }
  return (~crc);
```

Algorithm 3: "PIC Assembly" Bit Shift Implementation

This routine was graciously donated by one of our customers.

```
; Crystalfontz CFA-633 PIC CRC Calculation Example
; This example calculates the CRC for the hard coded example provided
; in the documentation.
; It uses "This is a test. " as input and calculates the proper CRC
; of 0x93FA.
#include "p16f877.inc"
; CRC16 equates and storage
;-----
             40h
                     ; BYTE - CRC result register high byte
accuml
        equ
                        ; BYTE - CRC result register high low byte
accumh
        equ
              41h
datareg
        equ
             42h
                     ; BYTE - data register for shift
                     ; BYTE - bit counter for CRC 16 routine
             43h
        equ
Zero
             44h
                     ; BYTE - storage for string memory read
        equ
             45h
                     ; BYTE - index for string memory read
index
        equ
savchr
                     ; BYTE - temp storage for CRC routine
        equ
```



```
021h
seedlo
                              ; initial seed for CRC reg lo byte
seedhi
           equ
                    0F3h
                               ; initial seed for CRC reg hi byte
        equ 008h
equ 084h
polyL
                               ; polynomial low byte
                               ; polynomial high byte
polyH
; CRC Test Program
       org
                  0
                               ; reset vector = 0000H
                             ; ensure upper bits of PC are cleared
; ensure page bits are cleared
       clrf
                  PCLATH
                    STATUS
       clrf
       goto
                   main
                               ; jump to start of program
; ISR Vector
                    4
                               ; start of ISR
        orq
                    $
                               ; jump to ISR when coded
       goto
;
                   20
       orq
                                ; start of main program
main
                   seedhi
                              ; setup intial CRC seed value.
       movlw
                   accumh
                              ; This must be done prior to
       movwf
                              ; sending string to CRC routine.
       movlw
                    seedlo
                   accuml
       movwf
                   index ; clear string read variables
        clrf
main1
                    HIGH InputStr ; point to LCD test string
       movlw
                   PCLATH ; latch into PCL
       movwf
       movfw
                               ; get index
                    index
                    InputStr ; get character
        call
                  Zero ; setup for terminator test
Zero, f ; see if terminator
STATUS, Z ; skip if not terminator
main2 ; else terminator reached
CRC16 ; calculate new crc
SENDUART ; send data to LCD
index, f ; bump index
main1 ; loop
       movwf
       movf
       btfsc
        goto
                                ; else terminator reached, jump out of loop
        call
        call
        incf
                               ; loop
        goto
                   main1
main2
                              ; shift accumulator 16 more bits.
                 00h
                   CRC16
       movlw
                              ; This must be done after sending ; string to CRC routine.
        call
                   CRC16
       movlw
        call
                             ; invert result
                    accumh, f
        comf
        comf
                    accuml,f
;
       movfw
                               ; get CRC low byte
                  accuml
                  SENDUART ; send to LCD
        call
                   accumh ; get CRC hi byte
SENDUART ; send to LCD
       movfw
        call
      goto
                stop
                                   ; word result of 0x93FA is in accumh/accuml
; calculate CRC of input byte
;-----
CRC16
                  savchr ; save the input character datareg ; load data register .8 ; setup number of bits to test j ; save to incrementor
       movwf
       movwf
       movlw
       movwf
loop
                                ; clear carry for CRC register shift
        clrc
        rrf
                      datareg,f ; perform shift of data into CRC register
```



```
rrf
            accumh,f
     rrf
            accuml,f
           STATUS,C ; skip jump if if carry
    btfss
           _notset ; otherwise goto next bit
polyL ; XOR poly mask with CRC register
accuml,F ;
     goto
     movlw
    xorwf
           polyH
    movlw
            accumh, F
     xorwf
notset
                  ; decrement bit counter
; loop if not
           j,F
     decfsz
             _loop
     goto
            savchr
     movfw
                   ; restore the input character
     return
                   ; return to calling routine
; USER SUPPLIED Serial port transmit routine
!-----
    return
                   ; put serial xmit routine here
; test string storage
,-----
         0100h
     orq
InputStr
     addwf PCL,f
         7h,10h,"This is a test. ",0
     dt.
end
```

Algorithm 4: "Visual Basic" Table Implementation

Visual BASIC has its own challenges as a language (such as initializing static arrays), and it is also challenging to use Visual BASIC to work with "binary" (arbitrary length character data possibly containing nulls—such as the "data" portion of the CFA-633 packet) data. This routine was adapted from the C table implementation. The complete project can be found in our forums.

```
'This program is brutally blunt. Just like VB. No apologies.
'Written by Crystalfontz America, Inc. 2004 http://www.crystalfontz.com
'Free code, not copyright copyleft or anything else.
'Some visual basic concepts taken from:
'http://www.planet-source-code.com/vb/scripts/ShowCode.asp?txtCodeId=21434&lngWId=1
'most of the algorithm is from functions in 633 WinTest:
'http://www.crystalfontz.com/products/633/633 WinTest.zip
'Full zip of the project is available in our forum:
http://www.crystalfontz.com/forum/showthread.php?postid=9921#post9921
Private Type WORD
   Lo As Byte
   Hi As Byte
End Type
Private Type PACKET STRUCT
   command As Byte
   data length As Byte
   data(22) As Byte
   crc As WORD
End Type
Dim crcLookupTable(256) As WORD
Private Sub MSComm OnComm()
'Leave this here
End Sub
```



```
'My understanding of visual basic is very limited--however it appears that there is no way
'to initialize an array of structures. Nice language. Fast processors, lots of memory, big
'disks, and we fill them up with this . . this . . this . . STUFF.
Sub Initialize_CRC_Lookup_Table()
  crcLookupTab\overline{le}(0).Lo = \overline{\&}H0
  crcLookupTable(0).Hi = &H0
'For purposes of brevity in this data sheet, I have removed 251 entries of this table, the
'full source is available in our forum:
http://www.crystalfontz.com/forum/showthread.php?postid=9921#post9921
  crcLookupTable(255).Lo = &H78
  crcLookupTable(255).Hi = &HF
End Sub
'This function returns the CRC of the array at data for length positions
Private Function Get Crc(ByRef data() As Byte, ByVal length As Integer) As WORD
  Dim Index As Integer
  Dim Table Index As Integer
  Dim newCrc As WORD
  newCrc.Lo = &HFF
  newCrc.Hi = &HFF
  For Index = 0 To length - 1
    'exclusive-or the input byte with the low-order byte of the CRC register
    'to get an index into crcLookupTable
    Table Index = newCrc.Lo Xor data(Index)
    'shift the CRC register eight bits to the right
    newCrc.Lo = newCrc.Hi
    newCrc.Hi = 0
    ' exclusive-or the CRC register with the contents of Table at Table Index
    newCrc.Lo = newCrc.Lo Xor crcLookupTable(Table Index).Lo
    newCrc.Hi = newCrc.Hi Xor crcLookupTable(Table Index).Hi
  Next Index
  'Invert & return newCrc
  Get Crc.Lo = newCrc.Lo Xor &HFF
  Get Crc.Hi = newCrc.Hi Xor &HFF
End Function
Private Sub Send Packet (ByRef packet As PACKET STRUCT)
  Dim Index As Integer
  'Need to put the whole packet into a linear array
  'since you can't do type overrides. VB, gotta love it.
  Dim linear array(26) As Byte
  linear_array(0) = packet.command
  linear array(1) = packet.data length
  For Index = 0 To packet.data length - 1
    linear_array(Index + 2) = packet.data(Index)
  Next Index
  packet.crc = Get_Crc(linear_array, packet.data_length + 2)
'Might as well move the CRC into the linear array too
  linear array(packet.data length + 2) = packet.crc.Lo
  linear array(packet.data length + 3) = packet.crc.Hi
  'Now a simple loop can dump it out the port.
  For Index = 0 To packet.data_length + 3
    MSComm.Output = Chr(linear array(Index))
  Next Index
End Sub
```

Algorithm 5: "Java" Table Implementation

This code was posted in our forum by user "norm" as a working example of a Java CRC calculation.

```
public class CRC16 extends Object
  {
  public static void main(String[] args)
     {
     byte[] data = new byte[2];
```



```
// hw - fw
    data[0] = 0x01;
    data[1] = 0x00;
    System.out.println("hw -fw req");
    System.out.println(Integer.toHexString(compute(data)));
    // ping
    data[0] = 0x00;
    data[1] = 0x00;
    System.out.println("ping");
    System.out.println(Integer.toHexString(compute(data)));
     // reboot
    data[0] = 0x05;
    data[1] = 0x00;
    System.out.println("reboot");
    System.out.println(Integer.toHexString(compute(data)));
     // clear lcd
    data[0] = 0x06;
    data[1] = 0x00;
    System.out.println("clear lcd");
    System.out.println(Integer.toHexString(compute(data)));
     // set line 1
    data = new byte[18];
    data[0] = 0x07;
    data[1] = 0x10;
    String text = "Test Test Test ";
    byte[] textByte = text.getBytes();
    for (int i=0; i < text.length(); i++) data[i+2] = textByte[i];</pre>
    System.out.println("text 1");
    System.out.println(Integer.toHexString(compute(data)));
private CRC16()
private static final int[] crcLookupTable =
     0x00000,0x01189,0x02312,0x0329B,0x04624,0x057AD,0x06536,0x074BF,
    0x08C48,0x09DC1,0x0AF5A,0x0BED3,0x0CA6C,0x0DBE5,0x0E97E,0x0F8F7,
     0 \times 01081, 0 \times 00108, 0 \times 03393, 0 \times 0221A, 0 \times 056A5, 0 \times 0472C, 0 \times 075B7, 0 \times 0643E,
    0x09CC9, 0x08D40, 0x0BFDB, 0x0AE52, 0x0DAED, 0x0CB64, 0x0F9FF, 0x0E876,
    0 \times 02102, 0 \times 0308B, 0 \times 00210, 0 \times 01399, 0 \times 06726, 0 \times 076AF, 0 \times 04434, 0 \times 055BD,
    0x0AD4A,0x0BCC3,0x08E58,0x09FD1,0x0EB6E,0x0FAE7,0x0C87C,0x0D9F5,
    0 \times 03183, 0 \times 0200 A, 0 \times 01291, 0 \times 00318, 0 \times 077A7, 0 \times 0662E, 0 \times 054B5, 0 \times 0453C,
     0x0BDCB, 0x0AC42, 0x09ED9, 0x08F50, 0x0FBEF, 0x0EA66, 0x0D8FD, 0x0C974,
    0 \times 04204, 0 \times 0538D, 0 \times 06116, 0 \times 0709F, 0 \times 00420, 0 \times 015A9, 0 \times 02732, 0 \times 036BB,
     0x0CE4C,0x0DFC5,0x0ED5E,0x0FCD7,0x08868,0x099E1,0x0AB7A,0x0BAF3,
     0 \times 05285, 0 \times 0430C, 0 \times 07197, 0 \times 0601E, 0 \times 014A1, 0 \times 00528, 0 \times 037B3, 0 \times 0263A,
    0x0DECD, 0x0CF44, 0x0FDDF, 0x0EC56, 0x098E9, 0x08960, 0x0BBFB, 0x0AA72,
     0 \times 06306, 0 \times 0728F, 0 \times 04014, 0 \times 0519D, 0 \times 02522, 0 \times 034AB, 0 \times 00630, 0 \times 017B9,
    0x0EF4E,0x0FEC7,0x0CC5C,0x0DDD5,0x0A96A,0x0B8E3,0x08A78,0x09BF1,
    0 \times 07387, 0 \times 0620E, 0 \times 05095, 0 \times 0411C, 0 \times 035A3, 0 \times 0242A, 0 \times 016B1, 0 \times 00738,
     0x0FFCF,0x0EE46,0x0DCDD,0x0CD54,0x0B9EB,0x0A862,0x09AF9,0x08B70,
    0 \times 08408, 0 \times 09581, 0 \times 0A71A, 0 \times 0B693, 0 \times 0C22C, 0 \times 0D3A5, 0 \times 0E13E, 0 \times 0F0B7, 0 \times 0E13E, 0 \times 0E13E
     0x00840,0x019C9,0x02B52,0x03ADB,0x04E64,0x05FED,0x06D76,0x07CFF,
     0x09489,0x08500,0x0B79B,0x0A612,0x0D2AD,0x0C324,0x0F1BF,0x0E036,
     0x018C1,0x00948,0x03BD3,0x02A5A,0x05EE5,0x04F6C,0x07DF7,0x06C7E,
    0 \times 0 A 50 A, 0 \times 0 B 4 8 3, 0 \times 0 8 6 1 8, 0 \times 0 9 7 9 1, 0 \times 0 E 3 2 E, 0 \times 0 F 2 A 7, 0 \times 0 C 0 3 C, 0 \times 0 D 1 B 5,
    0 \times 02942, 0 \times 038CB, 0 \times 00A50, 0 \times 01BD9, 0 \times 06F66, 0 \times 07EEF, 0 \times 04C74, 0 \times 05DFD,
     0x0B58B,0x0A402,0x09699,0x08710,0x0F3AF,0x0E226,0x0D0BD,0x0C134,
     0x039C3,0x0284A,0x01AD1,0x00B58,0x07FE7,0x06E6E,0x05CF5,0x04D7C,
```



```
0x0C60C,0x0D785,0x0E51E,0x0F497,0x08028,0x091A1,0x0A33A,0x0B2B3,
0x04A44,0x05BCD,0x06956,0x078DF,0x00C60,0x01DE9,0x02F72,0x03EFB,
0x0D68D,0x0C704,0x0F59F,0x0E416,0x090A9,0x08120,0x0B3BB,0x0A232,
0x05AC5,0x04B4C,0x079D7,0x0685E,0x01CE1,0x00D68,0x03FF3,0x02E7A,
0x0E70E,0x0F687,0x0C41C,0x0D595,0x0A12A,0x0B0A3,0x08238,0x093B1,
0x06B46,0x07ACF,0x04854,0x059DD,0x02D62,0x03CEB,0x00E70,0x01FF9,
0x0F78F,0x0E606,0x0D49D,0x0C514,0x0B1AB,0x0A022,0x092B9,0x08330,
0x07BC7,0x06A4E,0x058D5,0x0495C,0x03DE3,0x02C6A,0x01EF1,0x00F78
};
public static int compute(byte[] data)
{
  int newCrc = 0x0FFFF;
  for (int i = 0; i < data.length; i++ )
    {
    int lookup = crcLookupTable[(newCrc ^ data[i]) & 0xFF];
    newCrc = (newCrc >> 8) ^ lookup;
    }
    return(~newCrc);
}
```

Algorithm 6: "Perl" Table Implementation

This code was translated from the C version by one of our customers.

```
#!/usr/bin/perl
use strict;
my @CRC LOOKUP =
   (0 \times 000000, 0 \times 01189, 0 \times 02312, 0 \times 0329B, 0 \times 04624, 0 \times 057AD, 0 \times 06536, 0 \times 074BF,
    0x08C48,0x09DC1,0x0AF5A,0x0BED3,0x0CA6C,0x0DBE5,0x0E97E,0x0F8F7,
    0 \times 01081, 0 \times 00108, 0 \times 03393, 0 \times 0221A, 0 \times 056A5, 0 \times 0472C, 0 \times 075B7, 0 \times 0643E,
    0x09CC9,0x08D40,0x0BFDB,0x0AE52,0x0DAED,0x0CB64,0x0F9FF,0x0E876,
    0 \times 02102, 0 \times 0308B, 0 \times 00210, 0 \times 01399, 0 \times 06726, 0 \times 076AF, 0 \times 04434, 0 \times 055BD,
    0x0AD4A,0x0BCC3,0x08E58,0x09FD1,0x0EB6E,0x0FAE7,0x0C87C,0x0D9F5,
    0x03183,0x0200A,0x01291,0x00318,0x077A7,0x0662E,0x054B5,0x0453C,
    0x0BDCB,0x0AC42,0x09ED9,0x08F50,0x0FBEF,0x0EA66,0x0D8FD,0x0C974,
    0 \times 04204, 0 \times 0538D, 0 \times 06116, 0 \times 0709F, 0 \times 00420, 0 \times 015A9, 0 \times 02732, 0 \times 036BB,
    0x0CE4C,0x0DFC5,0x0ED5E,0x0FCD7,0x08868,0x099E1,0x0AB7A,0x0BAF3,
    0 \times 05285, 0 \times 0430C, 0 \times 07197, 0 \times 0601E, 0 \times 014A1, 0 \times 00528, 0 \times 037B3, 0 \times 0263A,
    0x0DECD, 0x0CF44, 0x0FDDF, 0x0EC56, 0x098E9, 0x08960, 0x0BBFB, 0x0AA72,
    0 \times 06306, 0 \times 0728F, 0 \times 04014, 0 \times 0519D, 0 \times 02522, 0 \times 034AB, 0 \times 00630, 0 \times 017B9,
    0x0EF4E,0x0FEC7,0x0CC5C,0x0DDD5,0x0A96A,0x0B8E3,0x08A78,0x09BF1,
    0x07387,0x0620E,0x05095,0x0411C,0x035A3,0x0242A,0x016B1,0x00738,
    0x0FFCF,0x0EE46,0x0DCDD,0x0CD54,0x0B9EB,0x0A862,0x09AF9,0x08B70,
    0x08408,0x09581,0x0A71A,0x0B693,0x0C22C,0x0D3A5,0x0E13E,0x0F0B7,
    0x00840,0x019C9,0x02B52,0x03ADB,0x04E64,0x05FED,0x06D76,0x07CFF,
    0x09489,0x08500,0x0B79B,0x0A612,0x0D2AD,0x0C324,0x0F1BF,0x0E036,
    0 \times 018C1, 0 \times 00948, 0 \times 03BD3, 0 \times 02A5A, 0 \times 05EE5, 0 \times 04F6C, 0 \times 07DF7, 0 \times 06C7E,
    0x0A50A,0x0B483,0x08618,0x09791,0x0E32E,0x0F2A7,0x0C03C,0x0D1B5,
    0x02942,0x038CB,0x00A50,0x01BD9,0x06F66,0x07EEF,0x04C74,0x05DFD,
    0x0B58B,0x0A402,0x09699,0x08710,0x0F3AF,0x0E226,0x0D0BD,0x0C134,
    0x039C3,0x0284A,0x01AD1,0x00B58,0x07FE7,0x06E6E,0x05CF5,0x04D7C,
    0 \times 0 C60C, 0 \times 0 D785, 0 \times 0 E51E, 0 \times 0 F497, 0 \times 0 8028, 0 \times 0 91A1, 0 \times 0 A33A, 0 \times 0 B2B3,
    0 \times 04A44, 0 \times 05BCD, 0 \times 06956, 0 \times 078DF, 0 \times 00C60, 0 \times 01DE9, 0 \times 02F72, 0 \times 03EFB,
    0 \times 0 D68D, 0 \times 0 C704, 0 \times 0 F59F, 0 \times 0 E416, 0 \times 0 90 A9, 0 \times 0 8120, 0 \times 0 B3BB, 0 \times 0 A232,
    0x05AC5,0x04B4C,0x079D7,0x0685E,0x01CE1,0x00D68,0x03FF3,0x02E7A,
    0x0E70E,0x0F687,0x0C41C,0x0D595,0x0A12A,0x0B0A3,0x08238,0x093B1,
    0x06B46,0x07ACF,0x04854,0x059DD,0x02D62,0x03CEB,0x00E70,0x01FF9,
    0x0F78F,0x0E606,0x0D49D,0x0C514,0x0B1AB,0x0A022,0x092B9,0x08330,
    0 \times 07BC7, 0 \times 06A4E, 0 \times 058D5, 0 \times 0495C, 0 \times 03DE3, 0 \times 02C6A, 0 \times 01EF1, 0 \times 00F78);
    our test packet read from an enter key press over the serial line:
     type = 80
                           (key press)
     data length = 1
                                (1 byte of data)
     data = 5
```



```
my $type = '80';
my $length = '01';
my $data = '05';
my $packet = chr(hex $type) .chr(hex $length) .chr(hex $data);
my $valid_crc = '5584';
print "A CRC of Packet ($packet) Should Equal ($valid crc) \n";
my $crc = 0xFFFF;
printf("%x\n", $crc);
foreach my $char (split //, $packet)
  # newCrc = (newCrc >> 8) ^ crcLookupTable[(newCrc ^ *bufptr++) & 0xff];
  # & is bitwise AND
# ^ is bitwise XOR
  # >> bitwise shift right
$crc = ($crc >> 8) ^ $CRC_LOOKUP[($crc ^ ord($char) ) & 0xFF] ;
  # print out the running crc at each byte
  printf("%x\n", $crc);
# get the complement
$crc = ~$crc ;
$crc = ($crc & 0xFFFF) ;
# print out the crc in hex
printf("%x\n", $crc);
```



APPENDIX D: QUALITY ASSURANCE STANDARDS

INSPECTION CONDITIONS

Environment

Temperature: 25±5°CHumidity: 30~85% RH


For visual inspection of active display area

Source lighting: two 20 Watt or one 40 Watt fluorescent light

Display adjusted for best contrast

■ Viewing distance: 30±5 cm (about 12 inches)


■ Viewable angle: inspect at 45° angle of vertical line right and left, top and bottom0



COLOR DEFINITIONS

We try to describe the appearance of our modules as accurately as possible. For the photos, we adjust for optimal appearance. Actual display appearance may vary due to (1) different operating conditions, (2) small variations of component tolerances, (3) inaccuracies of our camera, (4) color interpretation of the photos on your monitor, and/or (5) personal differences in the perception of color.

DEFINITION OF ACTIVE AREA AND VIEWING AREA





ACCEPTANCE SAMPLING

DEFECT TYPE	AQL*					
Major	<u><</u> 0.65%					
Minor	<u><</u> 1.00%					
*Acceptable Quality Level: maximum allowable error rate or variation from standard						

DEFECTS CLASSIFICATION

Defects are defined as:


- Major Defect: results in failure or substantially reduces usability of unit for its intended purpose
- Minor Defect: deviates from standards but is not likely to reduce usability for its intended purpose

ACCEPTANCE STANDARDS


#	DEFECT TYPE	CRITERIA						
1	Electrical defects		No display, display malfunctions, or shorted segments. Current consumption exceeds specifications.					
2	Viewing area defect Viewing area does not meet specifications. (See <u>Inspection</u> <u>Conditions (Pg. 72)</u> .							
3	Contrast adjustment defect Contrast adjustment fails or malfunctions.				Major			
4	Blemishes or foreign matter on display seg- ments	Blemish	Defect Size (mm)	Acceptable Qty				
			<u><</u> 0.3	3				
			≤2 defects within 1	0 mm of each other	Minor			
5	Other blemishes or for-	Defect size = (A + B)/2	Defect Size (mm)	Acceptable Qty				
	eign matter outside of display segments		<0.15	Ignore				
		B	0.15 to 0.20	3	Minor			
		A ()	0.20 to 0.25	2]			
			0.25 to 0.30	1				



#	DEFECT TYPE		CRITERIA		MAJOR / MINOR		
6	Dark lines or scratches	Defect Width (mm)	Defect Length (mm)	Acceptable Qty			
	n display area	≤0.03	≤3.0	3			
	Width	0.03 to 0.05	≤2.0	2	Minor		
		0.05 to 0.08	<u>≤</u> 2.0	1	Minor		
	Length →	0.08 to 0.10	≤3.0	0			
		<u>≥</u> 0.10	>3.0	0			
7	Bubbles between polarize	r film and glass	Defect Size (mm)	Acceptable Qty			
			<0.20	Ignore			
			0.20 to 0.40	3	Minor		
			0.40 to 0.60	2			
			<u>≥</u> 0.60	0			
8	Glass rest defect	W = Width T = Thickness a≤1/4W					
9	Display pattern defect						



		c					
		b	С	Acceptable Qty			
		<u><</u> 1 mm	<u><</u> T	Ignore	_		
		<u><</u> 1.5 mm	<u><</u> T	3	_		
12	Chip on "contact" edge of LCD, on the active side			Minor			
		а	b	С	Acceptable Qty		
		<u><</u> 2 mm	<u><</u> W/4	<u><</u> T	Ignore		
		<u><</u> 3 mm	<u><</u> W/4	<u><</u> T	3		
						<u>-</u>	






#	DEFECT TYPE	CRITERIA	MAJOR/ MINOR
18	Soldering defects	 Unmelted solder paste. Cold solder joints, missing solder connections, or oxidation.* Solder bridges causing short circuits.* Residue or solder balls. Solder flux is black or brown. *Minor if display functions correctly. Major if the display fails. 	Minor




APPENDIX E: VISUAL INSPECTION OF SOLDER BRIDGES

Due to the solder mask and trace design of the CFA633 PCB, there are three places where solder will likely bridge between two pins. Please see the locations marked by the arrows in the image below.



Appendix E, Figure 1. Three Visible Solder Bridges

After soldering, these three locations will often have a bridge between the pads and leads of the components (U4P15 to U4P16, U10P1 to U10P2, and U10P5 to U10P6). The bridged pins are electrically connected by design, and the bridge does not cause any functional defect.



Appendix E, Figure 2. PCB Traces that Result in Solder Bridges