



Crystalfontz America, Incorporated

CHARACTER LCD MODULE SPECIFICATIONS



Discontinued Module

The CFAH1602L-GGH-JP module has a [Sunplus SPLC780D](#) controller. For large quantities or for a new OEM design, please order the replacement module CFAH1602L-GGH-JT. This module has a [Sitronix ST7066U](#) controller which is mechanically and optically compatible with the Sunplus SPLC780D. [Click here](#) for a comparison of the two controllers.

| | |
|---------------------------|--|
| Crystalfontz Model Number | CFAH1602L-GGH-JP |
| Hardware Version | Revision A |
| Data Sheet Version | Revision 2.0, August 2008 |
| Product Pages | www.crystalfontz.com/product/CFAH1602L-GGH-JP.html |

Crystalfontz America, Incorporated

12412 East Saltese Avenue
Spokane Valley, WA 99216-0357
Phone: 888-206-9720
Fax: 509-892-1203
Email: techinfo@crystalfontz.com
URL: www.crystalfontz.com



REVISION HISTORY

| HARDWARE | |
|-------------------------------------|--|
| Current hardware version: vA | |
| DATA SHEET | |
| 2008/08/31 | <p>Current Data Sheet version: v2.0 Changes since last revision (v1.0):</p> <ul style="list-style-type: none">● Improved drawings, tables, and text.● Added a photo with pins labeled. See Quick Reference for Pin Functions (Front & Back Photos) (Pg. 12).● Corrected error in Details of Interface Pin Functions (Pg. 11). Arrows for description of R/W signal were reversed.● Module specifications have not changed. |
| 2007/12/15 | Start Public Tracking. |

The Fine Print

Certain applications using Crystalfontz America, Inc. products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications"). CRYSTALFONTZ AMERICA, INC. PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. Inclusion of Crystalfontz America, Inc. products in such applications is understood to be fully at the risk of the customer. In order to minimize risks associated with customer applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazard. Please contact us if you have any questions concerning potential risk applications.

Crystalfontz America, Inc. assumes no liability for applications assistance, customer product design, software performance, or infringements of patents or services described herein. Nor does Crystalfontz America, Inc. warrant or represent that any license, either express or implied, is granted under any patent right, copyright, or other intellectual property right of Crystalfontz America, Inc. covering or relating to any combination, machine, or process in which our products or services might be or are used.

The information in this publication is deemed accurate but is not guaranteed.

Company and product names mentioned in this publication are trademarks or registered trademarks of their respective owners.

Copyright © 2008 by Crystalfontz America, Inc., 12412 East Saltese Avenue, Spokane Valley, WA 99216-0357 U.S.A.



CONTENTS

| | |
|---|-----------|
| MAIN FEATURES | 4 |
| Module Classification Information | 4 |
| Ordering Information | 5 |
| MECHANICAL SPECIFICATIONS | 6 |
| Physical Characteristics | 6 |
| Module Outline Drawing | 7 |
| ELECTRICAL SPECIFICATIONS | 8 |
| System Block Diagram | 8 |
| Driving Method | 9 |
| Absolute Maximum Ratings | 9 |
| DC Characteristics | 10 |
| Details of Interface Pin Functions | 11 |
| Quick Reference for Pin Functions (Front & Back Photos) | 12 |
| Typical V_O Connections for Display Contrast | 13 |
| ESD (Electro-Static Discharge) Specifications | 13 |
| OPTICAL SPECIFICATIONS | 14 |
| Optical Characteristics | 14 |
| Optical Definitions | 14 |
| LED Backlight Characteristics | 17 |
| LCD CONTROLLER INTERFACE | 19 |
| Display Position DDRAM Address | 19 |
| Character Generator ROM (CGROM) | 20 |
| MODULE RELIABILITY AND LONGEVITY | 21 |
| Module Reliability | 21 |
| Module Longevity (EOL / Replacement Policy) | 21 |
| CARE AND HANDLING PRECAUTIONS | 22 |
| APPENDIX A: QUALITY ASSURANCE STANDARDS | 24 |
| APPENDIX B: APPLICATION NOTE FOR 3.3V OPERATION | 27 |
| APPENDIX C: SUNPLUS SPLC780D CONTROLLER DATA SHEET | 29 |

LIST OF FIGURES

| | |
|---|----|
| Figure 1. Module Outline Drawing | 7 |
| Figure 2. System Block Diagram | 8 |
| Figure 3. Back View of Pins (Labeled) | 12 |
| Figure 4. Front View of Pins (Labeled) | 12 |
| Figure 5. Typical V_O Connections | 13 |
| Figure 6. Definition of Operation Voltage (V_{OP}) (Positive) | 15 |
| Figure 7. Definition of Response Time (T_r , T_f) (Positive) | 15 |
| Figure 8. Definition of Horizontal and Vertical Viewing Angles ($CR>2$) | 16 |
| Figure 9. Definition of 6:00 O'Clock and 12:00 O'Clock Viewing Angles | 16 |
| Figure 10. Typical LED Backlight Connections for "Always On" | 17 |
| Figure 11. Example of LED Backlight Connections for PWM Dimming | 18 |
| Figure 12. Character Generator ROM (CGROM) | 20 |



MAIN FEATURES

- ❑ 16 characters by 2 lines LCD has a large display area in a compact 122.0 (W) x 44.0(H) x 13.6 (D) millimeter package (4.80" (W) x 1.73" (H) x 0.54" (D)).
- ❑ 4-bit or 8-bit parallel interface.
- ❑ Standard Hitachi HD44780 equivalent controller.
- ❑ Green array LED backlight with STN, positive, grey transfective mode LCD (displays dark characters on green background.)
- ❑ Wide temperature operation: -20°C to +70°C.
- ❑ Direct sunlight readable.
- ❑ RoHS compliant.

MODULE CLASSIFICATION INFORMATION

CFA
①
H
②
16
③
02
④
L
⑤
-
G
⑥
G
⑦
H
⑧
-
J
⑨
P
⑩
*
⑪









| | | |
|---|---|--|
| ① | Brand | CrystalFontz America, Inc. |
| ② | Display Type | H – Character |
| ③ | Number of Characters (Width) | 16 Characters |
| ④ | Number of Lines (Height) | 2 Lines |
| ⑤ | Model Identifier | L |
| ⑥ | Backlight Type & Color | G – LED, green |
| ⑦ | Fluid Type, Image (Positive or Negative), & LCD Glass Color | G – STN, positive, grey |
| ⑧ | Polarizer Film Type, Wide (WT) Temperature Range, & Viewing Angle (O'clock) | H – Transflective, WT, 6:00 ¹ |
| ⑨ | Character Set (CGROM) | J – English and Japanese fonts |
| ⑩ | Controller | P – Sunplus SPLC780D |
| ⑪ | Special Codes | * – May have additional manufacturer's codes at this location. |
| ¹ Note: For more information on Viewing Angle, see Definition of 6 O'Clock and 12:00 O'Clock Viewing Angles (Pg. 16) . | | |



ORDERING INFORMATION

Modules marked "Ø" in the table below

Modules with a "P" at or near the end of the part number (marked "Ø" below) have a Sunplus SPLC780D controller. (See [APPENDIX C: SUNPLUS SPLC780D CONTROLLER DATA SHEET \(Pg. 29\)](#)). Please order a replacement module with a "T" at or near the end of the part number, listed in the top half of this table. These modules use a [Sitronix ST7066U](#) controller which is mechanically and optically compatible with the discontinued Sunplus SPLC780D.

| PART NUMBER | FLUID | LCD GLASS COLOR | IMAGE | POLARIZER FILM | BACKLIGHT COLOR/TYPE |
|---|-------|-----------------|----------|----------------|--|
| Ø CFAH1602L-GGH-JP | STN | grey | positive | transflective | green LED  |
| <i>Additional variants (same form factor, different LCD mode or backlight):</i> | | | | | |
| CFAH1602L-GGH-JT | STN | grey | positive | transflective | green LED  |
| CFAH1602L-NFH-JT | FSTN | light-grey | positive | transflective | no backlight  |
| CFAH1602L-TGH-JT | STN | grey | positive | transflective | white LED  |
| CFAH1602L-YYH-JT | STN | yellow-green | positive | transflective | yellow-green LED  |
| Ø CFAH1602L-NFH-JP | FSTN | light-grey | positive | transflective | no backlight  |
| Ø CFAH1602L-TGH-JP | STN | grey | positive | transflective | white LED  |
| Ø CFAH1602L-YYH-JP | STN | yellow-green | positive | transflective | yellow-green LED  |



MECHANICAL SPECIFICATIONS

PHYSICAL CHARACTERISTICS

| ITEM | SIZE |
|--------------------------------|------------------------------------|
| Number of Characters and Lines | 16 Characters x 2 Lines |
| Module Dimensions | 122.0 (W) x 44.0 (H) x 13.6 (D) mm |
| Viewing Area | 99.0 (W) x 24.0 (H) mm |
| Active Area | 94.8 (W) x 20.0 (H) mm |
| Character Size | 4.84 (W) x 8.06 (H) mm |
| Character Pitch | 6.0 (W) x 10.34 (H) mm |
| Dot Size | 0.92 (W) x 1.1 (H) mm |
| Dot Pitch | 0.98 (W) x 1.16 (H) mm |
| Weight | 66 grams (typical) |



The drawing includes three views of the LCD module:

- Top View:** Shows the overall dimensions of the module. The total width is 122.0 ± 0.5 mm, and the total height is 44.0 ± 0.5 mm. The viewing area is 99.0 mm wide and 94.8 mm high. The active area is 94.8 mm wide and 94.8 mm high. The module has 16-Ø1.0 PTH (Pin Through Holes) and 4-Ø3.5 PTH (Pin Through Holes). The module is labeled "16" 16" and "P2.54x15=38.1".
- Side View:** Shows the module's profile. The total height is 13.6 mm maximum. The viewing area height is 9.0 mm. The module has a 1.6 mm thick bezel.
- Dot Dimensions (Nominal Pixel Detail):** A detailed view of the pixel structure. The dot pitch is 0.92 mm. The dot size is 0.98 mm. The dot spacing is 0.92 mm. The dot pitch is 0.92 mm. The dot size is 0.98 mm. The dot spacing is 0.92 mm.

*Please note pinout.

Figure 1. Module Outline Drawing



ELECTRICAL SPECIFICATIONS

SYSTEM BLOCK DIAGRAM




Figure 2. System Block Diagram



DRIVING METHOD

| DRIVING METHOD | SPECIFICATION |
|----------------|---------------|
| Duty | 1/16 |
| Bias | 1/5 |

ABSOLUTE MAXIMUM RATINGS

| ABSOLUTE MAXIMUM RATINGS | SYMBOL | MINIMUM | MAXIMUM |
|--|-----------------------------------|-----------------|-----------------|
| Operating Temperature* | T _{OP} | -20°C | +70°C |
| Storage Temperature* | T _{ST} | -30°C | +80°C |
| Input Voltage | V _I | V _{SS} | V _{DD} |
| Supply Voltage for Logic | V _{DD} - V _{SS} | -0.3v | +7v |
| Supply Voltage for LCD | V _{DD} - V _O | -0.3v | +13v |
| <i>*Note: Prolonged exposure at temperatures outside of this range may cause permanent damage to the module.</i> | | | |

DC CHARACTERISTICS

| 5V OPERATION | | | | | | | |
|----------------------------|--|----------------------|-------------------|---------|---------|----------|---|
| PART | DC CHARACTERISTICS (4.5 to 5.5 volts) | TEST CONDITION | SYMBOL | MINIMUM | TYPICAL | MAXIMUM | NOTES |
| Controller and Board | Supply Voltage for Logic | | $V_{DD} - V_{SS}$ | +4.5v | +5.0v | +5.5v | |
| | Input High Voltage | | V_{IH} | +2.2v | | V_{DD} | Pins: E, RS, $\overline{R/W}$, DB0 - DB7 |
| | Input Low Voltage | | V_{IL} | | | +0.6v | |
| | Output High Voltage | | V_{OH} | +2.4v | | | $I_{OH} = -0.1 \text{ mA}$ Pins: DB0 - DB7 |
| | Output Low Voltage | | V_{OL} | | | +0.4v | $I_{OL} = 0.1 \text{ mA}$ Pins: DB0 - DB7 |
| | Supply Current | without backlight | I_{DD} | | 1.2 mA | | |
| LCD Glass | Supply Voltage for Driving LCD | TA = -20°C | $V_{DD} - V_O$ | | | +4.2v | |
| | | TA = +25°C | | | +3.8v | | |
| | | TA = +70°C | | +3.6v | | | |

This is a summary of the module's major operating parameters. For detailed information see [APPENDIX C: SUNPLUS SPLC780D CONTROLLER DATA SHEET \(Pg. 29\)](#).

For 3.3v operation, please see [APPENDIX B: APPLICATION NOTE FOR 3.3V OPERATION \(Pg. 27\)](#).



DETAILS OF INTERFACE PIN FUNCTIONS

| PIN | SIGNAL | LEVEL | DIRECTION | DESCRIPTION |
|-----|-----------------|----------|-----------|--|
| 1 | V _{SS} | 0v | | Ground |
| 2 | V _{DD} | +5.0v | | Supply voltage for logic |
| 3 | V _O | variable | | Supply voltage for driving LCD is V _O = +1v typical at V _{DD} = +5v which gives a V _{LCD} = (V _{DD} - V _O) = +4v |
| 4 | RS | H/L | I | Register selection input. H: Data register (for read and write) L: Instruction code (for write) |
| 5 | R/W | H/L | I | H: Read (MPU←Module) L: Write (MPU→Module) |
| 6 | E | H,H→L | I | Read/write enable signal. H: Read data is enabled by a high level. H→L: Write data is latched on the falling edge. |
| 7 | DB0 | H/L | I/O | Data bit 0 |
| 8 | DB1 | H/L | I/O | Data bit 1 |
| 9 | DB2 | H/L | I/O | Data bit 2 |
| 10 | DB3 | H/L | I/O | Data bit 3 |
| 11 | DB4 | H/L | I/O | Data bit 4 |
| 12 | DB5 | H/L | I/O | Data bit 5 |
| 13 | DB6 | H/L | I/O | Data bit 6 |
| 14 | DB7 | H/L | I/O | Data bit 7 |
| 15 | A (LED +) | | | Supply voltage for LED. "A" (anode) or "+" of LED backlight |
| 16 | K (LED -) | | | Supply voltage for LED. "K" (cathode or kathode for German and original Greek spelling) or "-" of LED backlight |

For backlight connections, please refer to [LED Backlight Characteristics \(Pg. 17\)](#).



QUICK REFERENCE FOR PIN FUNCTIONS (FRONT & BACK PHOTOS)

Please note pin order.




Figure 3. Back View of Pins (Labeled)




Figure 4. Front View of Pins (Labeled)



TYPICAL V_O CONNECTIONS FOR DISPLAY CONTRAST

Adjust V_O to +1v ($V_{LCD} = +4v$) as an initial setting. When the module is operational, readjust V_O for optimal display appearance.




Figure 5. Typical V_O Connections

We recommend allowing field adjustment of V_O for all designs. The optimal value for V_O will change with temperature, variations in V_{DD} , and viewing angle. V_O will also vary module-to-module and batch-to-batch due to normal manufacturing variations.

Ideally, adjustments to V_O should be available to the end user so each user can adjust the display to the optimal contrast for their required viewing conditions. At a minimum, your design should allow V_O to be adjusted as part of your product's final test.

Although a potentiometer is shown as a typical connection, V_O can be driven by your microcontroller, either by using a DAC or a filtered PWM. Displays that require V_O to be negative may need a level-shifting circuit. Please do not hesitate to contact CrystalFontz application support for design assistance on your application.

ESD (ELECTRO-STATIC DISCHARGE) SPECIFICATIONS

This circuitry is industry standard CMOS logic and is susceptible to ESD damage. Please use industry standard antistatic precautions as you would for any other PCB such as expansion cards or motherboards. For more information, see [CARE AND HANDLING PRECAUTIONS \(Pg. 22\)](#).



OPTICAL SPECIFICATIONS

OPTICAL CHARACTERISTICS

| ITEM | SYMBOL | CONDITION | MINIMUM | TYPICAL | MAXIMUM |
|---|--------------|-------------|---------|---------|---------|
| Viewing Angle (6 o'clock) (Vertical, Horizontal) | (V) θ | CR \geq 2 | 10° | | 105° |
| | (H) ϕ | CR \geq 2 | -30° | | 30° |
| Contrast Ratio | CR | | | 3 | |
| LCD Response Time* | T rise | Ta = 25°C | | 150 ms | 200 ms |
| | T fall | Ta = 25°C | | 150 ms | 200 ms |
| <i>*Response Time: The amount of time it takes a liquid crystal cell to go from active to inactive or back again.</i> | | | | | |

OPTICAL DEFINITIONS

- Operating Voltage (V_{LCD}): V_{OP}
- Viewing Angle
 - Vertical (V) θ : 0°
 - Horizontal (H) ϕ : 0°
- Frame Frequency: 64 Hz
- Driving Waveform: 1/16 Duty, 1/5 Bias
- Ambient Temperature (Ta): 25°C



Definition of Operation Voltage (Vop)




Figure 6. Definition of Operation Voltage (V_{OP}) (Positive)

Definition of Response Time (T_r , T_f)




Figure 7. Definition of Response Time (T_r , T_f) (Positive)



Definition of Vertical and Horizontal Viewing Angles ($CR \geq 2$)




Figure 8. Definition of Horizontal and Vertical Viewing Angles ($CR \geq 2$)

Definition of 6 O'Clock and 12:00 O'Clock Viewing Angles

This module has a 6:00 o'clock viewing angle. A 6:00 o'clock viewing angle is a bottom viewing angle like what you would see when you look at a cell phone or calculator. A 12:00 o'clock viewing angle is a top viewing angle like what you would see when you look at the gauges in a golf cart or airplane.




Figure 9. Definition of 6:00 O'Clock and 12:00 O'Clock Viewing Angles



LED BACKLIGHT CHARACTERISTICS

The CFAH1602L-GGH-JP uses an LED backlight. LED backlights are easy to use, but they are also easily damaged by abuse.

NOTE

Do not connect +5v directly to the backlight terminals. This will ruin the backlight.

LEDs are “current” devices. The important aspect of driving an LED is the current flowing through it, not the voltage across it. Ideally, a current source would be used to drive the LEDs. In practice, a simple current limiting resistor in line from a voltage source will work well in most applications and is much less complex than a current source.

You need to know what the forward voltage of the LEDs is so you can calculate the current limiting resistor (R_{LIMIT}). The forward voltage will vary slightly from display to display.




Figure 10. Typical LED Backlight Connections for “Always On”

The equation to calculate R_{LIMIT} is:

$$R_{LIMIT} \text{ (minimum)} = \frac{V_{DD} \text{ (Supply Voltage)} - V_{LED} \text{ (Typical LED Forward Voltage)}}{I_{LED} \text{ (Typical LED Forward Current)}}$$

The specific R_{LIMIT} calculation for the CFAH1602L-GGH-JP at $V_{DD} = +5v$ is:

$$R_{LIMIT} = \frac{5v - 4.2v}{0.26 \text{ A}} = 3.08\Omega \text{ (minimum)}$$



The backlight may be dimmed by PWM (Pulse Width Modulation). The typical range for the PWM frequency is from 100 to 300 Hz.




Figure 11. Example of LED Backlight Connections for PWM Dimming

| Backlight Characteristics <i>Dark dots on green background</i> | | | |
|---|----------------------|---------|---------|
| PARAMETER | MINIMUM | TYPICAL | MAXIMUM |
| Forward Current (I_{LED}) $V = 4.2v$ | | 260 mA | |
| Forward Voltage (V_{LED}) | | +4.2v | +4.6v |
| Reverse Voltage (V_R) | | | +8v |
| Luminous Intensity* (I_V) $I_{LED} = 260 \text{ mA}$ | 60 cd/m ² | | |
| Wavelength* (λ) $I_{LED} = 260 \text{ mA}$ | | 557 nm | |
| *Direct measurement of backlight—the backlight is not measured through the LCD. | | | |



LCD CONTROLLER INTERFACE

This module uses a discontinued Sunplus SPLC780D controller. The Sunplus SPLC780D is compatible with the industry standard Hitachi HD44780 controller. Software written for modules that use the HD44780 should work without modification.

For your reference, we added [APPENDIX C: SUNPLUS SPLC780D CONTROLLER DATA SHEET \(Pg. 29\)](#) to this Data Sheet.

DISPLAY POSITION DDRAM ADDRESS

The following table shows the relationship between the controller's addresses and the corresponding character location on the module.

| | | COLUMN | | | | | | | | | | | | | | | |
|-----|---|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| | | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 |
| ROW | 0 | 0x00 | 0x01 | 0x02 | 0x03 | 0x04 | 0x05 | 0x06 | 0x07 | 0x08 | 0x09 | 0xA | 0xB | 0xC | 0xD | 0xE | 0xF |
| | 1 | 0x40 | 0x41 | 0x42 | 0x43 | 0x44 | 0x45 | 0x46 | 0x47 | 0x48 | 0x49 | 0x4A | 0x4B | 0x4C | 0x4D | 0x4E | 0x4F |



CHARACTER GENERATOR ROM (CGROM)

To find the code for a given character, add the two numbers that are shown in bold for its row and column. For example, the lowercase “h” is in the column labeled “96₁₀” and in the row labeled “8₁₀”. So you would add 96 + 8 to get 104. When you send a byte with the value of 104 to the display, then a lowercase “h” will be shown. (See [APPENDIX C: SUNPLUS SPLC780D CONTROLLER DATA SHEET \(Pg. 29\)](#)).

| <div>upper lower 4 bits 4 bits</div> | 0 ₁₀ 0000 ₂ | 16 ₁₀ 0001 ₂ | 32 ₁₀ 0010 ₂ | 48 ₁₀ 0011 ₂ | 64 ₁₀ 0100 ₂ | 80 ₁₀ 0101 ₂ | 96 ₁₀ 0110 ₂ | 112 ₁₀ 0111 ₂ | 128 ₁₀ 1000 ₂ | 144 ₁₀ 1001 ₂ | 160 ₁₀ 1010 ₂ | 176 ₁₀ 1011 ₂ | 192 ₁₀ 1100 ₂ | 208 ₁₀ 1101 ₂ | 224 ₁₀ 1110 ₂ | 240 ₁₀ 1111 ₂ |
|--|--------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|--|--|--|--|--|--|--|--|--|
| 0 ₁₀ 0000 ₂ | CGRAM [0] | | | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C |
| 1 ₁₀ 0001 ₂ | CGRAM [1] | | ! | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E |
| 2 ₁₀ 0010 ₂ | CGRAM [2] | | " | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E |
| 3 ₁₀ 0011 ₂ | CGRAM [3] | | # | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| 4 ₁₀ 0100 ₂ | CGRAM [4] | | \$ | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F | G |
| 5 ₁₀ 0101 ₂ | CGRAM [5] | | % | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F | G | H |
| 6 ₁₀ 0110 ₂ | CGRAM [6] | | & | 6 | 7 | 8 | 9 | A | B | C | D | E | F | G | H | I |
| 7 ₁₀ 0111 ₂ | CGRAM [7] | | ' | 7 | 8 | 9 | A | B | C | D | E | F | G | H | I | J |
| 8 ₁₀ 1000 ₂ | | | (| 8 | 9 | A | B | C | D | E | F | G | H | I | J | K |
| 9 ₁₀ 1001 ₂ | | |) | 9 | A | B | C | D | E | F | G | H | I | J | K | L |
| 10 ₁₀ 1010 ₂ | | | * | : | J | Z | j | z | | | | | | | | |
| 11 ₁₀ 1011 ₂ | | | + | : | K | L | k | l | | | | | | | | |
| 12 ₁₀ 1100 ₂ | | | , | < | L | # | 1 | l | | | | | | | | |
| 13 ₁₀ 1101 ₂ | | | - | = | M | I | m | i | | | | | | | | |
| 14 ₁₀ 1110 ₂ | | | . | > | N | ^ | n | ^ | | | | | | | | |
| 15 ₁₀ 1111 ₂ | | | / | ? | O | _ | o | _ | | | | | | | | |

Figure 12. Character Generator ROM (CGROM)



MODULE RELIABILITY AND LONGEVITY

MODULE RELIABILITY

| ITEM | SPECIFICATION |
|-----------------------------------|-----------------------------------|
| LCD including green LED backlight | 50,000 to 100,000 hours (typical) |

MODULE LONGEVITY (EOL / REPLACEMENT POLICY)

Crystalfontz is committed to making all of our LCD modules available for as long as possible. For each module we introduce, we intend to offer it indefinitely. We do not preplan a module's obsolescence. The majority of modules we have introduced are still available.

We recognize that discontinuing a module may cause problems for some customers. However, rapidly changing technologies, component availability, or low customer order levels may force us to discontinue ("End of Life", EOL) a module. For example, we must occasionally discontinue a module when a supplier discontinues a component or a manufacturing process becomes obsolete. When we discontinue a module, we will do our best to find an acceptable replacement module with the same fit, form, and function.

In most situations, you will not notice a difference when comparing a "fit, form, and function" replacement module to the discontinued module it replaces. However, sometimes a change in component or process for the replacement module results in a slight variation, perhaps an improvement, over the previous design.

Although the replacement module is still within the stated Data Sheet specifications and tolerances of the discontinued module, changes may require modification to your circuit and/or firmware. Possible changes include:

- *LCD fluid, polarizers, or the LCD manufacturing process.* These items may change the appearance of the display, requiring an adjustment to V_O (See [Typical \$V_O\$ Connections for Display Contrast \(Pg. 13\)](#)).
- *Backlight LEDs.* Brightness may be affected (perhaps the new LEDs have better efficiency) or the current they draw may change (new LEDs may have a different VF).
- *Controller.* A new controller may require minor changes in your code.
- *Component tolerances.* Module components have manufacturing tolerances. In extreme cases, the tolerance stack can change the visual or operating characteristics.

Please understand that we avoid changing a module whenever possible; we only discontinue a module if we have no other option. We will post Part Change Notices on the product's webpage as soon as possible. If interested, you can subscribe to future part change notifications.



CARE AND HANDLING PRECAUTIONS

For optimum operation of the module and to prolong its life, please follow the precautions below.

ESD (ELECTRO-STATIC DISCHARGE)

The circuitry is industry standard CMOS logic and susceptible to ESD damage. Please use industry standard antistatic precautions as you would for any other PCB such as expansion cards or motherboards. Ground your body, work surfaces, and equipment.

DESIGN AND MOUNTING

- The exposed surface of the LCD “glass” is actually a polarizer laminated on top of the glass. To protect the soft plastic polarizer from damage, the module ships with a protective film over the polarizer. Please peel off the protective film slowly. Peeling off the protective film abruptly may generate static electricity.
- The polarizer is made out of soft plastic and is easily scratched or damaged. When handling the module, avoid touching the polarizer. Finger oils are difficult to remove.
- To protect the soft plastic polarizer from damage, place a transparent plate (for example, acrylic, polycarbonate, or glass) in front of the module, leaving a small gap between the plate and the display surface. We use GE HP-92 Lexan, which is readily available and works well.
- Do not disassemble or modify the module.
- Do not modify the tab of the metal holder or make connections to it.
- Solder only to the I/O terminals. Use care when removing solder—it is possible to damage the PCB.
- Do not reverse polarity to the power supply connections. Reversing polarity will immediately ruin the module.

AVOID SHOCK, IMPACT, TORQUE, AND TENSION

- Do not expose the module to strong mechanical shock, impact, torque, and tension.
- Do not drop, toss, bend, or twist the module.
- Do not place weight or pressure on the module.

IF LCD PANEL BREAKS

- If the LCD panel breaks, be careful not to get the liquid crystal fluid in your mouth or eyes.
- If the liquid crystal fluid touches your skin, clothes, or work surface, wash it off immediately using soap and plenty of water.
- Do not eat the LCD panel.

CLEANING

The polarizer (laminated to the glass) is soft plastic. The soft plastic is easily scratched or damaged. Be very careful when you clean the polarizer.

- Do not clean the polarizer with liquids. Do not wipe the polarizer with any type of cloth or swab (for example, Q-tips).
- Use the removable protective film to remove smudges (for example, fingerprints) and any foreign matter. If you no longer have the protective film, use standard transparent office tape (for example, Scotch® brand “Crystal Clear Tape”). If the polarizer is dusty, you may carefully blow it off with clean, dry, oil-free compressed air.



OPERATION

- We do not recommend connecting this module to a PC's parallel port as an "end product." This module is not "user friendly" and connecting them to a PC's parallel port is often difficult, frustrating, and can result in a "dead" display due to mishandling. For more information, see our forum thread at <http://www.crystalfontz.com/forum/showthread.php?s=&threadid=3257>.
- Your circuit should be designed to protect the module from ESD and power supply transients.
- Observe the operating temperature limitations: from -20°C minimum to +70°C maximum with minimal fluctuations. Operation outside of these limits may shorten the life and/or harm the display.
 - At lower temperatures of this range, response time is delayed.
 - At higher temperatures of this range, display becomes dark. (You may need to adjust the contrast.)
- Operate away from dust, moisture, and direct sunlight.

STORAGE AND RECYCLING



- Store in an ESD-approved container away from dust, moisture, and direct sunlight.
- Observe the storage temperature limitations: from -30°C minimum to +80°C maximum with minimal fluctuations. Rapid temperature changes can cause moisture to form, resulting in permanent damage.
- Do not allow weight to be placed on the modules while they are in storage.
- Please recycle your outdated CrystalFontz LCD modules at an approved facility.



APPENDIX A: QUALITY ASSURANCE STANDARDS


INSPECTION CONDITIONS

- Environment
 - Temperature: 25±5°C
 - Humidity: 30~85% RH (noncondensing)
- For visual inspection of active display area
 - Source lighting: two 20-Watt or one 40-Watt fluorescent light
 - Display adjusted for best contrast
 - Viewing distance: 30±5 cm (about 12 inches)
 - Viewing angle: inspect at 45° angle of vertical line right and left, top and bottom

COLOR DEFINITIONS

We try to describe the appearance of our LCD modules as accurately as possible. For the photos, we adjust the backlight (if any) and contrast for optimal appearance. Actual display appearance may vary due to (1) different operating conditions, (2) small variations of component tolerances, (3) inaccuracies of our camera, (4) color interpretation of the photos on your monitor, and/or (5) personal differences in the perception of color.

DEFINITION OF ACTIVE AREA AND VIEWING AREA



ACCEPTANCE SAMPLING

| DEFECT TYPE | AQL* |
|---|-------|
| Major | ≤.65% |
| Minor | <1.0% |
| * Acceptable Quality Level: maximum allowable error rate or variation from standard | |






DEFECTS CLASSIFICATION


Defects are defined as:

- Major Defect: results in failure or substantially reduces usability of unit for its intended purpose
- Minor Defect: deviates from standards but is not likely to reduce usability for its intended purpose

ACCEPTANCE STANDARDS

| # | DEFECT TYPE | CRITERIA | | | MAJOR / MINOR |
|---|--|---|---------------------------------------|----------------|---------------|
| 1 | Electrical defects | 1. No display, display malfunctions, or shorted segments. 2. Current consumption exceeds specifications. | | | Major |
| 2 | Viewing area defect | Viewing area does not meet specifications. | | | Major |
| 3 | Contrast adjustment defect | Contrast adjustment fails or malfunctions. | | | Major |
| 4 | Blemishes or foreign matter on display segments |  | Defect Size | Acceptable Qty | Minor |
| | | | ≤0.30 mm | 3 | |
| | | | ≤2 defects within 10 mm of each other | | |
| 5 | Blemishes or foreign matter outside of display segments | Defect Size = (Width + Length)/2  | Defect Size | Acceptable Qty | Minor |
| | | | ≤0.15 mm | Ignore | |
| | | | 0.15 to 0.20 mm | 3 | |
| | | | 0.20 to 0.25 mm | 2 | |
| | | | > 0.30 mm | 1 | |
| 6 | Dark lines or scratches in display area  | Defect Width | Defect Length | Acceptable Qty | Minor |
| | | ≤0.03 mm | ≤3.0 mm | 3 | |
| | | 0.03 to 0.05 | ≤2.0 mm | 2 | |
| | | 0.05 to 0.08 | ≤2.0 mm | 1 | |
| | | 0.08 to 0.10 | ≤3.0 mm | 0 | |
| | | ≥0.10 | >3.0 mm | 0 | |



| # | DEFECT TYPE | CRITERIA | | MAJOR / MINOR |
|----|--|---|---|---------------|
| 7 | Bubbles between polarizer film and glass | Defect Size | Acceptable Qty | Minor |
| | | ≤0.20 mm | Ignore | |
| | | 0.20 to 0.40 mm | 3 | |
| | | 0.40 to 0.60 mm | 2 | |
| | | ≥0.60 mm | 0 | |
| 8 | Display pattern defect |  | | Minor |
| | | Dot Size | Acceptable Qty | |
| | | $((A+B)/2) \leq 0.20 \text{ mm}$ | ≤ 3 total defects ≤ 2 pinholes per digit | |
| | | $C > 0 \text{ mm}$ | | |
| | | $((D+E)/2) \leq 0.25 \text{ mm}$ | | |
| | | $((F+G)/2) \leq 0.25 \text{ mm}$ | | |
| 9 | Backlight defects | 1. Light fails or flickers. (Major) 2. Color and luminance do not correspond to specifications. (Major) 3. Exceeds standards for display's blemishes, foreign matter, dark lines or scratches. (Minor) | | See list ← |
| 10 | PCB defects | 1. Oxidation or contamination on connectors.* 2. Wrong parts, missing parts, or parts not in specification.* 3. Jumpers set incorrectly. (Minor) 4. Solder (if any) on bezel, LED pad, zebra pad, or screw hole pad is not smooth. (Minor) *Minor if display functions correctly. Major if the display fails. | | See list ← |
| 11 | Soldering defects | 1. Unmelted solder paste. 2. Cold solder joints, missing solder connections, or oxidation.* 3. Solder bridges causing short circuits.* 4. Residue or solder balls. 5. Solder flux is black or brown. *Minor if display functions correctly. Major if the display fails. | | Minor |



APPENDIX B: APPLICATION NOTE FOR 3.3V OPERATION

This module can be used with a 3.3v power supply. In order to meet the requirements of V_{LCD} , you must provide a negative voltage source for V_O (pin 3, see [Details of Interface Pin Functions \(Pg. 11\)](#)). You need to drive V_O to below ground (typically -1v or -2v) until the V_{LCD} is met, making display contrast acceptable.

You can supply the negative voltage by one of the following methods:

1. Use an available source for the negative voltage.




Figure 1. Use Existing Negative Voltage Supply

2. Use a "7660" CMOS switched-capacitor voltage converter or one of the many other available solutions for creating a negative voltage from a positive supply.




Figure 2. "7660" Switched-Capacitor Voltage Converter



3. Use the circuit in the figure below to create the voltage for V_O by using a PWM (Pulse Width Modulation) output of your microcontroller. This circuit allows the contrast to be adjusted under software control.




Figure 3. V_O Driving Circuit

Since V_O is pulled up internally by the LCD controller, this circuit will produce positive ($\approx +1\text{v}$) V_{LCD} (V_{LCD} = small, contrast is light) for low ($\approx 10\%$) or high (90%) duty cycles. For duty cycles near 50% , this circuit will produce negative ($\approx -2\text{v}$) levels of V_O (V_{LCD} = big, contrast is dark).

4. Replace this module with the module in this series that has an on-board negative voltage generator. (The part number has a "V" at the end of it.)




Figure 4. On-Board Negative Voltage Generator



APPENDIX C: SUNPLUS SPLC780D CONTROLLER DATA SHEET

The complete *Sunplus SPLC780D 16COM/40SEG Controller/Driver Data Sheet* (34 pages) follows.

SPLC780D

16COM/40SEG Controller/Driver

Preliminary

AUG. 06, 2003

Version 0.1

Table of Contents

| | <u>PAGE</u> |
|---|-------------|
| 1. GENERAL DESCRIPTION..... | 3 |
| 2. FEATURES..... | 3 |
| 3. BLOCK DIAGRAM | 3 |
| 4. SIGNAL DESCRIPTIONS | 4 |
| 4.1. ORDERING INFORMATION..... | 4 |
| 5. FUNCTIONAL DESCRIPTIONS | 5 |
| 5.1. OSCILLATOR..... | 5 |
| 5.2. CONTROL AND DISPLAY INSTRUCTIONS..... | 5 |
| 5.3. INSTRUCTION TABLE..... | 7 |
| 5.4. 8-BIT OPERATION AND 8-DIGIT 1-LINE DISPLAY (USING INTERNAL RESET)..... | 8 |
| 5.5. 4-BIT OPERATION AND 8-DIGIT 1-LINE DISPLAY (USING INTERNAL RESET)..... | 9 |
| 5.6. 8-BIT OPERATION AND 8-DIGIT 2-LINE DISPLAY (USING INTERNAL RESET)..... | 9 |
| 5.7. RESET FUNCTION | 10 |
| 5.8. DISPLAY DATA RAM (DD RAM) | 12 |
| 5.9. TIMING GENERATION CIRCUIT..... | 12 |
| 5.10. LCD DRIVER CIRCUIT | 12 |
| 5.11. CHARACTER GENERATOR ROM (CG ROM) | 12 |
| 5.12. CHARACTER GENERATOR RAM (CG RAM) | 12 |
| 5.13. CURSOR/BLINK CONTROL CIRCUIT..... | 16 |
| 5.14. INTERFACING TO MPU | 16 |
| 5.15. SUPPLY VOLTAGE FOR LCD DRIVE..... | 16 |
| 5.16. REGISTER --- IR (INSTRUCTION REGISTER) AND DR (DATA REGISTER)..... | 19 |
| 5.17. BUSY FLAG (BF) | 19 |
| 5.18. ADDRESS COUNTER (AC)..... | 19 |
| 5.19. I/O PORT CONFIGURATION..... | 19 |
| 6. ELECTRICAL SPECIFICATIONS | 20 |
| 6.1. ABSOLUTE MAXIMUM RATINGS..... | 20 |
| 6.2. DC CHARACTERISTICS (VDD = 2.7V TO 4.5V, T _A = 25) | 20 |
| 6.3. AC CHARACTERISTICS (VDD = 2.7V TO 4.5V, T _A = 25) | 21 |
| 6.4. DC CHARACTERISTICS (VDD = 4.5V TO 5.5V, T _A = 25) | 22 |
| 6.5. AC CHARACTERISTICS (VDD = 4.5V TO 5.5V, T _A = 25) | 22 |
| 7. APPLICATION CIRCUITS..... | 25 |
| 7.1. R-OSCILLATOR | 25 |
| 7.2. INTERFACE TO MPU | 25 |
| 7.3. SPLC780D APPLICATION CIRCUIT..... | 26 |
| 7.4. APPLICATIONS FOR LCD..... | 27 |
| 8. CHARACTER GENERATOR ROM | 29 |
| 8.1. SPLC780D - 001 | 29 |
| 9. PACKAGE/PAD LOCATIONS | 30 |
| 9.1. PAD ASSIGNMENT AND LOCATIONS..... | 30 |
| 9.2. PACKAGE CONFIGURATION | 31 |
| 9.3. PACKAGE INFORMATION..... | 32 |
| 10.DISCLAIMER..... | 33 |
| 11.REVISION HISTORY | 34 |

16COM/40SEG CONTROLLER/DRIVER


1. GENERAL DESCRIPTION

The SPLC780D, a dot-matrix LCD controller and driver from SUNPLUS, is a unique design for displaying alpha-numeric, Japanese-Kana characters and symbols. The SPLC780D provides two types of interfaces to MPU: 4-bit and 8-bit interfaces. The transferring speed of 8-bit is twice faster than 4-bit. A single SPLC780D is able to display up to two 8character lines. By cascading with SPLC100 or SPLC063, the display capability can be extended. The CMOS technology ensures the power saves in the most efficient way and the performance keeps in the highest rank.

2. FEATURES

- Character generator ROM: 10880 bits
 - Character font 5 x 8 dots: 192 characters
 - Character font 5 x 10 dots: 64 characters
- Character generator RAM: 512 bits
 - Character font 5 x 8 dots: 8 characters
 - Character font 5 x 10 dots: 4 characters
- 4-bit or 8-bit MPU interfaces
- Direct driver for LCD: 16 COMs x 40 SEGs
- Duty factor (selected by program):
 - 1/8 duty: 1 line of 5 x 8 dots
 - 1/11 duty: 1 line of 5 x 10 dots
 - 1/16 duty: 2 lines of 5 x 8 dots / line
- Built-in power on automatic reset circuit
- Built-in oscillator circuit (with external resistor)
- Support external clock operation
- Low Power Consumption
- Package form: 80 QFP or bare chip available

3. BLOCK DIAGRAM



4. SIGNAL DESCRIPTIONS

| Mnemonic | PIN No. | Type | Description |
|-------------------------------|-------------------|------|---|
| VDD | 33 | I | Power input |
| VSS | 23 | I | Ground |
| OSC1 OSC2 | 24 25 | - | Both OSC1 and OSC2 are connected to resistor for internal oscillator circuit. For external clock operation, the clock is input to OSC1. |
| V1 - V5 | 26 - 30 | I | Supply voltage for LCD driving. |
| E | 38 | I | A start signal for reading or writing data. |
| R/W | 37 | I | A signal for selecting read or write actions. 1: Read, 0: Write. |
| RS | 36 | I | A signal for selecting registers. 1: Data Register (for read and write) 0: Instruction Register (for write), Busy flag - Address Counter (for read). |
| DB0 - DB3 | 39 - 42 | I/O | Low 4-bit data |
| DB4 - DB7 | 43 - 46 | I/O | High 4-bit data |
| CL1 | 31 | O | Clock to latch serial data D. |
| CL2 | 32 | O | Clock to shift serial data D. |
| M | 34 | O | Switch signal to convert LCD waveform to AC. |
| D | 35 | O | Sends character pattern data corresponding to each common signal serially. 1: Selection, 0: Non-selection. |
| SEG1 - SEG22 SEG23 - SEG40 | 22 - 1 80 - 63 | O | Segment signals for LCD. |
| COM1 - COM16 | 47 - 62 | O | Common signals for LCD. |

4.1. Ordering Information

| Product Number | Package Type |
|--------------------|------------------------|
| SPLC780D-NnnV-C | Chip form |
| SPLC780D-NnnV-PQ05 | Package form - QFP 80L |

Note1: Code number is assigned for customer.

Note2: Code number (N = A - Z or 0 - 9, nn = 00 - 99); version (V = A - Z).

5. FUNCTIONAL DESCRIPTIONS

5.1. Oscillator

SPLC780D oscillator supports not only the internal oscillator operation, but also the external clock operation.

5.2. Control and Display Instructions

Control and display instructions are described in details as follows:

5.2.1. Clear display

| | RS | R/W | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
|------|----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| Code | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |

It clears the entire display and sets Display Data RAM Address 0 in Address Counter.

5.2.2. Return home

| | RS | R/W | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
|------|----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| Code | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | X |

X: Do not care (0 or 1)

It sets Display Data RAM Address 0 in Address Counter and the display returns to its original position. The cursor or blink goes to the most-left side of the display (to the 1st line if 2 lines are displayed). The contents of the Display Data RAM do not change.

5.2.3. Entry mode set

During writing and reading data, it defines cursor moving direction and shifts the display.

| | RS | R/W | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
|------|----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| Code | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | I/D | S |

I/D = 1: Increment, I/D = 0: Decrement.

S = 1: The display shift, S = 0: The display does not shift.

| | | |
|-------|---------|------------------------------------|
| S = 1 | I/D = 1 | It shifts the display to the left |
| S = 1 | I/D = 0 | It shifts the display to the right |


5.2.4. Display ON/OFF control

| | RS | R/W | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
|------|----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| Code | 0 | 0 | 0 | 0 | 0 | 0 | 1 | D | C | B |

D = 1: Display on, D = 0: Display off

C = 1: Cursor on, C = 0: Cursor off


B = 1: Blinks on, B = 0: Blinks off



5.2.5. Cursor or display shift

Without changing DD RAM data, it moves cursor and shifts display.

| | RS | R/W | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
|------|----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| Code | 0 | 0 | 0 | 0 | 0 | 1 | S/C | R/L | X | X |



| S/C | R/L | Description | Address Counter |
|-----|-----|--|-----------------|
| 0 | 0 | Shift cursor to the left | AC = AC - 1 |
| 0 | 1 | Shift cursor to the right | AC = AC + 1 |
| 1 | 0 | Shift display to the left. Cursor follows the display shift | AC = AC |
| 1 | 1 | Shift display to the right. Cursor follows the display shift | AC = AC |

5.2.6. Function set

| | RS | R/W | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
|------|----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| Code | 0 | 0 | 0 | 0 | 1 | DL | N | F | X | X |

X: Do not care (0 or 1)

DL: It sets interface data length.

DL = 1: Data transferred with 8-bit length (DB7 - 0).

DL = 0: Data transferred with 4-bit length (DB7 - 4).

It requires two times to accomplish data transferring.

N: It sets the number of the display line.

N = 0: One-line display.

N = 1: Two-line display.

F: It sets the character font.

F = 0: 5 x 8 dots character font.

F = 1: 5 x 10 dots character font.

| N | F | No. of Display Lines | Character Font | Duty Factor |
|---|---|----------------------|----------------|-------------|
| 0 | 0 | 1 | 5 x 8 dots | 1 / 8 |
| 0 | 1 | 1 | 5 x 10 dots | 1 / 11 |
| 1 | X | 2 | 5 x 8 dots | 1 / 16 |

It cannot display two lines with 5 x 10 dots character font.

5.2.7. Set character generator RAM address

| | RS | R/W | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
|------|----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| Code | 0 | 0 | 0 | 1 | a | a | a | a | a | a |

It sets Character Generator RAM Address (aaaaaa)₂ to the Address Counter.

Character Generator RAM data can be read or written after this setting.

5.2.8. Set display data RAM address

| | RS | R/W | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
|------|----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| Code | 0 | 0 | 1 | a | a | a | a | a | a | a |

It sets Display Data RAM Address (aaaaaa)₂ to the Address Counter.

Display data RAM can be read or written after this setting.

In one-line display (N = 0),

(aaaaaaa)₂: (00)₁₆ - (4F)₁₆.

In two-line display (N = 1),

(aaaaaaa)₂: (00)₁₆ - (27)₁₆ for the first line,

(aaaaaaa)₂: (40)₁₆ - (67)₁₆ for the second line.

5.2.9. Read busy flag and address

| | RS | R/W | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
|------|----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| Code | 0 | 1 | BF | a | a | a | a | a | a | a |

When BF = 1, it indicates the system is busy now and it will not accept any instruction until not busy (BF = 0). At the same time, the content of Address Counter (aaaaaaa)₂ is read.

5.2.10. Write data to character generator RAM or display data RAM

| | RS | R/W | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
|------|----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| Code | 1 | 0 | d | d | d | d | d | d | d | d |

It writes data (ddddddd)₂ to character generator RAM or display data RAM.

5.2.11. Read data from character generator RAM or display data RAM

| | RS | R/W | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
|------|----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| Code | 1 | 1 | d | d | d | d | d | d | d | d |

It reads data (ddddddd)₂ from character generator RAM or display data RAM.

To read data correctly, do the following:

- 1). The address of the Character Generator RAM or Display Data RAM or shift the cursor instruction.
- 2). The " Read " instruction.

5.3. Instruction Table

| Instruction | Instruction Code | | | | | | | | | | Description | Execution time (fosc=270KHz) |
|------------------------------------|------------------|-----|-----|-----|-----|-----|-----|-----|-----|-----|--|---------------------------------|
| | RS | R/W | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 | | |
| Clear Display | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | Write "20H" to DDRAM and set DDRAM address to "00H" from AC | 1.52ms |
| Return Home | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | - | Set DDRAM address to "00H" from AC and return cursor to its original position if shifted. The contents of DDRAM are not changed. | 1.52ms |
| Entry Mode Set | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | I/D | S | Assign cursor moving direction and enable the shift of entire display | 38μs |
| Display ON/OFF Control | 0 | 0 | 0 | 0 | 0 | 0 | 1 | D | C | B | Set display(D), cursor(C), and blinking of cursor(B) on/off control bit. | 38μs |
| Cursor or Display Shift | 0 | 0 | 0 | 0 | 0 | 1 | S/C | R/L | - | - | Set cursor moving and display shift control bit, and the direction, without changing of DDRAM data. | 38μs |
| Function Set | 0 | 0 | 0 | 0 | 1 | DL | N | F | - | - | Set interface data length (DL: 8bit/4-bit), numbers of display line (N: 2-line/1-line) and, display font type (F:5x10 dots/5x8 dots) | 38μs |
| Set CGRAM Address | 0 | 0 | 0 | 1 | AC5 | AC4 | AC3 | AC2 | AC1 | AC0 | Set CGRAM address in address counter. | 38μs |
| Set DDRAM Address | 0 | 0 | 1 | AC6 | AC5 | AC4 | AC3 | AC2 | AC1 | AC0 | Set DDRAM address in counter | 38μs |
| Read Busy Flag and Address Counter | 0 | 1 | BF | AC6 | AC5 | AC4 | AC3 | AC2 | AC1 | AC0 | Whether during internal operation or not can be known by reading BF. The contents of address counter can also be read. | |
| Write Data to RAM | 1 | 0 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Write data into internal RAM (DDRAM/CGRAM). | 38μs |
| Read Data from RAM | 1 | 1 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Read data from internal RAM (DDRAM/CGRAM). | 38μs |

Note: "-": don't care

5.4. 8-Bit Operation and 8-Digit 1-Line Display (Using Internal Reset)

| No. | Instruction | Display | Operation |
|-----|--|----------|---|
| 1 | Power on. (SPLC780D starts initializing) | | Power on reset. No display. |
| 2 | Function set RS RW DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 0 0 0 0 1 1 0 0 X X | | Set to 8-bit operation and select 1-line display line and character font. |
| 3 | Display on / off control 0 0 0 0 0 0 1 1 1 0 | _ | Display on. Cursor appear. |
| 4 | Entry mode set 0 0 0 0 0 0 0 1 1 0 | _ | Increase address by one. It will shift the cursor to the right when writing to the DD RAM/CG RAM. Now the display has no shift. |
| 5 | Write data to CG RAM / DD RAM 1 0 0 1 0 1 0 1 1 1 | W_ | Write " W ". The cursor is incremented by one and shifted to the right. |
| 6 | Write data to CG RAM / DD RAM 1 0 0 1 0 0 0 1 0 1 | WE_ | Write " E ". The cursor is incremented by one and shifted to the right. |
| 7 | : | : | |
| 8 | Write data to CG RAM / DD RAM 1 0 0 1 0 0 0 1 0 1 | WELCOME_ | Write " E ". The cursor is incremented by one and shifted to the right. |
| 9 | Entry mode set 0 0 0 0 0 0 0 1 1 1 | WELCOME_ | Set mode for display shift when writing |
| 10 | Write data to CG RAM / DD RAM 1 0 0 0 1 0 0 0 0 0 | ELCOME _ | Write " "(space). The cursor is incremented by one and shifted to the right. |
| 11 | Write data to CG RAM / DD RAM 1 0 0 1 0 0 0 0 1 1 | LCOME C_ | Write " C ". The cursor is incremented by one and shifted to the right. |
| 12 | : | : | |
| 13 | Write data to CG RAM / DD RAM 1 0 0 1 0 1 1 0 0 1 | COMPAMY_ | Write " Y ". The cursor is incremented by one and shifted to the right. |
| 14 | Cursor or display shift 0 0 0 0 0 1 0 0 X X | COMPAMY_ | Only shift the cursor's position to the left (Y). |
| 15 | Cursor or display shift 0 0 0 0 0 1 0 0 X X | COMPAMY_ | Only shift the cursor's position to the left (M). |
| 16 | Write data to CG RAM / DD RAM 1 0 0 1 0 0 1 1 1 0 | OMPANY_ | Write " N ". The display moves to the left. |
| 17 | Cursor or display shift 0 0 0 0 0 1 1 1 X X | COMPAMY_ | Shift the display and the cursor's position to the right. |
| 18 | Cursor or display shift 0 0 0 0 0 1 0 1 X X | OMPANY_ | Shift the display and the cursor's position to the right. |
| 19 | Write data to CG RAM / DD RAM 1 0 0 1 0 0 0 0 0 0 | COMPAMY_ | Write " " (space). The cursor is incremented by one and shifted to the right. |
| 20 | : | : | : |
| 21 | Return home 0 0 0 0 0 0 0 0 1 0 | WELCOME_ | Both the display and the cursor return to the original position (address 0). |

5.5. 4-Bit Operation and 8-Digit 1-Line Display (Using Internal Reset)

| No. | Instruction | Display | Operation |
|-----|---|---------------|---|
| 1 | Power on. (SPLC780D starts initializing) | <div></div> | Power on reset. No display. |
| 2 | Function set RS R/W DB7 DB6 DB5 DB4 <div><div>0</div><div>0</div><div>0</div><div>0</div><div>1</div><div>0</div></div> | <div></div> | Set to 4-bit operation. |
| 3 | <div><div>0</div><div>0</div><div>0</div><div>0</div><div>1</div><div>0</div></div> <div><div>0</div><div>0</div><div>0</div><div>0</div><div>X</div><div>X</div></div> | <div></div> | Set to 4-bit operation and select 1-line display line and character font. |
| 4 | <div><div>0</div><div>0</div><div>0</div><div>0</div><div>0</div><div>0</div></div> <div><div>0</div><div>0</div><div>1</div><div>1</div><div>1</div><div>0</div></div> | <div>-</div> | Display on. Cursor appears. |
| 5 | <div><div>0</div><div>0</div><div>0</div><div>0</div><div>0</div><div>0</div></div> <div><div>0</div><div>0</div><div>0</div><div>1</div><div>1</div><div>0</div></div> | <div>-</div> | Increase address by one. It will shift the cursor to the right when writing to the DD RAM / CG RAM. Now the display has no shift. |
| 6 | <div><div>1</div><div>0</div><div>0</div><div>1</div><div>0</div><div>1</div></div> <div><div>1</div><div>0</div><div>0</div><div>1</div><div>1</div><div>1</div></div> | <div>W-</div> | Write " W ". The cursor is incremented by one and shifted to the right. |


5.6. 8-Bit Operation and 8-Digit 2-Line Display (Using Internal Reset)


| No. | Instruction | Display | Operation |
|-----|---|---------------------------------------|---|
| 1 | Power on. (SPLC780D starts initializing) | <div></div> <div></div> | Power on reset. No display. |
| 2 | Function set RS R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 <div><div>0</div><div>0</div><div>0</div><div>0</div><div>1</div><div>1</div><div>1</div><div>0</div><div>X</div><div>X</div></div> | <div></div> <div></div> | Set to 8-bit operation and select 2-line display line and 5 x 8 dot character font. |
| 3 | Display on / off control <div><div>0</div><div>0</div><div>0</div><div>0</div><div>0</div><div>0</div><div>1</div><div>1</div><div>1</div><div>0</div></div> | <div></div> <div></div> | Display on. Cursor appear. |
| 4 | Entry mode set <div><div>0</div><div>0</div><div>0</div><div>0</div><div>0</div><div>0</div><div>0</div><div>1</div><div>1</div><div>0</div></div> | <div></div> <div></div> | Increase address by one. It will shift the cursor to the right when writing to the DD RAM / CG RAM. Now the display has no shift. |
| 5 | Write data to CG RAM / DD RAM <div><div>1</div><div>0</div><div>0</div><div>1</div><div>0</div><div>1</div><div>0</div><div>1</div><div>1</div><div>1</div></div> | <div>W</div> <div></div> | Write " W ". The cursor is incremented by one and shifted to the right. |
| 6 | : | : | : |
| 7 | Write data to CG RAM / DD RAM <div><div>1</div><div>0</div><div>0</div><div>1</div><div>0</div><div>0</div><div>0</div><div>1</div><div>0</div><div>1</div></div> | <div>WELCOME</div> <div></div> | Write " E ". The cursor is incremented by one and shifted to the right. |
| 8 | Set DD RAM address <div><div>0</div><div>0</div><div>1</div><div>1</div><div>0</div><div>0</div><div>0</div><div>0</div><div>0</div><div>0</div></div> | <div>WELCOME</div> <div></div> | It sets DD RAM's address. The cursor is moved to the beginning position of the 2nd line. |
| 9 | Write data to CG RAM / DD RAM <div><div>1</div><div>0</div><div>0</div><div>1</div><div>0</div><div>1</div><div>0</div><div>1</div><div>0</div><div>0</div></div> | <div>WELCOME</div> <div>T</div> | Write " T ". The cursor is incremented by one and shifted to the right. |
| 10 | : | : | : |
| 11 | Write data to CG RAM / DD RAM <div><div>1</div><div>0</div><div>0</div><div>1</div><div>0</div><div>1</div><div>0</div><div>1</div><div>0</div><div>0</div></div> | <div>WELCOME</div> <div>TO PART</div> | Write " T ". The cursor is incremented by one and shifted to the right. |

| No. | Instruction | Display | Operation |
|-----|---|--|--|
| 12 | Entry mode set <div>0 0 0 0 0 0 0 1 1 1</div> | <div>WELCOME</div> <div>TO PART_</div> | When writing, it sets mode for the display shift. |
| 13 | Write data to CG RAM / DD RAM <div>1 0 0 1 0 1 1 0 0 1</div> | <div>ELCOME</div> <div>O PARTY_</div> | Write " Y ". The cursor is incremented by one and shifted to the right. |
| 14 | : | : | : |
| 15 | Return home <div>0 0 0 0 0 0 0 0 1 0</div> | <div>WELCOME</div> <div>TO PARTY</div> | Both the display and the cursor return to the original position (address 0). |

5.7. Reset Function

At power on, SPLC780D starts the internal auto-reset circuit and executes the initial instructions. The initial procedures are shown as follows:




[4-Bit Interface]


5.8. Display Data RAM (DD RAM)

The 80-bit DD RAM is normally used for storing display data. Those DD RAM not used for display data can be used as general data RAM. Its address is configured in the Address Counter.

The relationships between Display Data RAM Address and LCD's position are depicted as follows.



5.9. Timing Generation Circuit

The timing generating circuit is able to generate timing signals to the internal circuits. In order to prevent the internal timing interface, the MPU access timing and the RAM access timing are generated independently.

5.10. LCD Driver Circuit

Total of 16 commons and 40 segments signal drivers are valid in the LCD driver circuit. When a program specifies the character fonts and line numbers, the corresponding common signals output drive-waveforms and the others still output unselected waveforms.

5.11. Character Generator ROM (CG ROM)

Using 8-bit character code, the character generator ROM generates 5 x 8 dots or 5 x 10 dots character patterns. It also can generate 192's 5 x 8 dots character patterns and 64' s 5 x 10 dots character patterns.

5.12. Character Generator RAM (CG RAM)

Users can easily change the character patterns in the character generator RAM through program. It can be written to 5 x 8 dots, 8-character patterns or 5 x 10 dots for 4-character patterns.



















The following diagram shows the SPLC780D character patterns:

Correspondence between Character Codes and Character Patterns.

| | | Higher 4-bit (D4 to D7) of Character Code (Hexadecimal) | | | | | | | | | | | | | | | | |
|--|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|--|
| | | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F | |
| Lower 4-bit (D0 to D3) of Character Code (Hexadecimal) | 0 | CG RAM (1) | | | | | | | | | | | | | | | | |
| | 1 | CG RAM (2) | | | | | | | | | | | | | | | | |
| | 2 | CG RAM (3) | | | | | | | | | | | | | | | | |
| | 3 | CG RAM (4) | | | | | | | | | | | | | | | | |
| | 4 | CG RAM (5) | | | | | | | | | | | | | | | | |
| | 5 | CG RAM (6) | | | | | | | | | | | | | | | | |
| | 6 | CG RAM (7) | | | | | | | | | | | | | | | | |
| | 7 | CG RAM (8) | | | | | | | | | | | | | | | | |
| | 8 | CG RAM (1) | | | | | | | | | | | | | | | | |
| | 9 | CG RAM (2) | | | | | | | | | | | | | | | | |
| | A | CG RAM (3) | | | | | | | | | | | | | | | | |
| | B | CG RAM (4) | | | | | | | | | | | | | | | | |
| | C | CG RAM (5) | | | | | | | | | | | | | | | | |
| | D | CG RAM (6) | | | | | | | | | | | | | | | | |
| | E | CG RAM (7) | | | | | | | | | | | | | | | | |
| | F | CG RAM (8) | | | | | | | | | | | | | | | | |

The relationships between Character Generator RAM Addresses, Character Generator RAM Data (character patterns), and Character Codes are depicted as follows:


5.12.1. 5 x 8 dot character patterns

| Character Code (DD RAM Data) | | | | | | | | CG RAM Address | | | | | | Character Patterns (CG RAM Data) | | | | | | | |
|-----------------------------------|----|----|----|----|---|---|---|---|---|---|----|----|----|---|---|---|----|----|----|----|----|
| b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 | b5 | b4 | b3 | b2 | b1 | b0 | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| 0 | 0 | 0 | 0 | X |  |  |  |  |  |  | 0 | 0 | 0 |  |  |  | 1 | 1 | 1 | 1 | 1 |
| | | | | | | | | | | | 0 | 0 | 1 | | | | 0 | 0 | 1 | 0 | 0 |
| | | | | | | | | | | | 0 | 1 | 0 | | | | 0 | 0 | 1 | 0 | 0 |
| | | | | | | | | | | | 0 | 1 | 1 | | | | 0 | 0 | 1 | 0 | 0 |
| | | | | | | | | | | | 1 | 0 | 0 | | | | 0 | 0 | 1 | 0 | 0 |
| | | | | | | | | | | | 1 | 0 | 1 | | | | 0 | 0 | 1 | 0 | 0 |
| | | | | | | | | | | | 1 | 1 | 0 | | | | 0 | 0 | 1 | 0 | 0 |
| | | | | | | | | | | | 1 | 1 | 1 | | | | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 0 | X |  |  |  |  |  |  | 0 | 0 | 0 |  |  |  | 0 | 1 | 1 | 1 | 0 |
| | | | | | | | | | | | 0 | 0 | 1 | | | | 0 | 0 | 1 | 0 | 0 |
| | | | | | | | | | | | 0 | 1 | 0 | | | | 0 | 0 | 1 | 0 | 0 |
| | | | | | | | | | | | 0 | 1 | 1 | | | | 0 | 0 | 1 | 0 | 0 |
| | | | | | | | | | | | 1 | 0 | 0 | | | | 0 | 0 | 1 | 0 | 0 |
| | | | | | | | | | | | 1 | 0 | 1 | | | | 0 | 0 | 1 | 0 | 0 |
| | | | | | | | | | | | 1 | 1 | 0 | | | | 0 | 1 | 1 | 1 | 0 |
| | | | | | | | | | | | 1 | 1 | 1 | | | | 0 | 0 | 0 | 0 | 0 |

Character
Pattern
Example (1)

Cursor
Position
←

Character
Pattern
Example (2)

Note1:  It means that the bit0~2 of the character code correspond to the bit3~5 of the CG RAM address.

Note2:  These areas are not used for display, but can be used for the general data RAM.

Note3: When all of the bit4~7 of the character code are 0, CG RAM character patterns are selected.


Note4: " 1 " : Selected, " 0 " : No selected, " X " : Do not care (0 or 1).

Note5: For example (1), set character code (b2 = b1 = b0 = 0, b3 = 0 or 1, b7~b4 = 0) to display " T ". That means character code (00) 16, and (08) 16 can display " T " character.

Note6: The bits 02 of the character code RAM is the character pattern line position. The 8th line is the cursor position and display is formed by logical OR with the cursor.

5.12.2. 5 X 10 dot character patterns

| Character Code (DD RAM Data) | | | | | | | | CG RAM Address | | | | | | Character Patterns (CG RAM Data) | | | | | | | | | |
|-----------------------------------|----|----|----|----|----|----|----|-------------------|----|----|----|----|----|---------------------------------------|----|----|----|----|----|----|----|-------------------------------------|-------------------------|
| b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 | b5 | b4 | b3 | b2 | b1 | b0 | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 | | |
| 0 | 0 | 0 | 0 | X | 0 | 0 | X | 0 | 0 | 0 | 0 | 0 | 0 | | | | 1 | 0 | 0 | 0 | 1 | Character Pattern Example (1) | Cursor Position ← |
| | | | | | | | | | | 0 | 0 | 0 | 1 | | | | 1 | 0 | 0 | 0 | 1 | | |
| | | | | | | | | | | 0 | 0 | 1 | 0 | | | | 1 | 0 | 0 | 0 | 1 | | |
| | | | | | | | | | | 0 | 0 | 1 | 1 | | | | 1 | 0 | 0 | 0 | 1 | | |
| | | | | | | | | | | 0 | 1 | 0 | 0 | | | | 1 | 0 | 0 | 0 | 1 | | |
| | | | | | | | | | | 0 | 1 | 0 | 1 | | X | X | 1 | 0 | 0 | 0 | 1 | | |
| | | | | | | | | | | 0 | 1 | 1 | 0 | | X | X | 1 | 0 | 0 | 0 | 1 | | |
| | | | | | | | | | | 0 | 1 | 1 | 1 | | X | X | 1 | 0 | 0 | 0 | 1 | | |
| | | | | | | | | | | 1 | 0 | 0 | 0 | | X | X | 1 | 0 | 0 | 0 | 1 | | |
| | | | | | | | | | | 1 | 0 | 0 | 1 | | X | X | 1 | 1 | 1 | 1 | 1 | | |
| | | | | | | | | | | 1 | 0 | 1 | 0 | | X | X | 0 | 0 | 0 | 0 | 0 | | |
| | | | | | | | | | | 1 | 0 | 1 | 1 | | X | X | X | X | X | X | X | | |
| | | | | | | | | | | 1 | 1 | 0 | 0 | | X | X | X | X | X | X | X | | |
| | | | | | | | | | | 1 | 1 | 0 | 1 | | X | X | X | X | X | X | X | | |
| | | | | | | | | | | 1 | 1 | 1 | 0 | | X | X | X | X | X | X | X | | |
| | | | | | | | | | | 1 | 1 | 1 | 1 | | X | X | X | X | X | X | X | | |

Note1:  It means that the bit1~2 of the character code correspond to the bit4~5 of the CG RAM address.

Note2:  These areas are not used for display, but can be used for the general data RAM.

Note3: When all of the bit4~7 of the character code are 0, CG RAM character patterns are selected.

Note4: " 1 ": Selected, " 0 ": No selected, " X ": Do not care (0 or 1).


Note5: For example (1), set character code (b2 = b1 = 0, b3 = b0 = 0 or 1, b7-b4 = 0) to display " U ". That means all of the character codes (00) 16, (01) 16, (08) 16, and (09) 16 can display " U " character.

Note6: The bits 0-3 of the character code RAM is the character pattern line position. The 11th line is the cursor position and display is formed by logical OR with the cursor.

5.13. Cursor/Blink Control Circuit

This circuit generates the cursor or blink in the cursor / blink control circuit. The cursor or the blink appears in the digit at the Display Data RAM Address defined in the Address Counter.

When the Address Counter is (07) 16, the cursor position is shown as belows:



5.14. Interfacing to MPU


There are two types of data operations: 4-bit and 8-bit operations. Using 4-bit MPU, the interfacing 4bit data is transferred by 4-busline (DB4 to DB7). Thus, DB0 to DB3 bus lines are not used. Using 4-bit MPU to interface 8-bit data requires two times transferring. First, the higher 4-bit data is transferred by 4-busline (for 8-bit operation, DB7 to DB4). Secondly, the lower 4-bit data is transferred by 4busline (for 8bit operation, DB3 to DB0). For 8-bit MPU, the 8-bit data is transferred by 8buslines (DB0 to DB7).

5.15. Supply Voltage for LCD Drive


Different voltages can be supplied to SPLC780D' s pins (V5 - 1) for obtaining LCD drive-waveform. The relationships between bias, duty factor and supply voltages are shown as belows:

| Duty Factor Supply Voltage | 1/8, 1/11 | 1/16 |
|-------------------------------|---------------------|---------------------|
| | 1/4 | 1/5 |
| V1 | $VDD - 1/4 V_{LCD}$ | $VDD - 1/5 V_{LCD}$ |
| V2 | $VDD - 1/2 V_{LCD}$ | $VDD - 2/5 V_{LCD}$ |
| V3 | $VDD - 1/2 V_{LCD}$ | $VDD - 3/5 V_{LCD}$ |
| V4 | $VDD - 3/4 V_{LCD}$ | $VDD - 4/5 V_{LCD}$ |
| V5 | $VDD - V_{LCD}$ | $VDD - V_{LCD}$ |

5.15.1. The power connections for LCD (1/4 Bias, 1/5 Bias) are shown belows:



The bypass-capacitor improves the LCD display quality.




The bias voltage must have the following relations:

$$VDD > V1 > V2 \quad V3 > V4 > V5.$$


5.15.2. The relationship between LCD frame's frequency and oscillator's frequency.

(Assume the oscillation frequency is 250KHz, 1 clock cycle time = 4.0μs)


5.15.2.1. 1/8 Duty, TYPE-B waveform



5.15.2.2. 1/11 Duty, TYPE-B waveform



5.15.2.3. 1/16 Duty, TYPE-B waveform



5.16. REGISTER --- IR (Instruction Register) and DR (Data Register)

SPLC780D contains two 8bit registers: Instruction Register (IR) and Data Register (DR). Using combinations of the RS pin and the R/W pin selects the IR and DR, see below:

| RS | R/W | Operation |
|----|-----|--|
| 0 | 0 | IR write (Display clear, etc.) |
| 0 | 1 | Read busy flag (DB7) and Address Counter (DB0 - DB6) |
| 1 | 0 | DR write (DR to Display data RAM or Character generator RAM) |
| 1 | 1 | DR read (Display data RAM or Character generator RAM to DR) |

The IR can be written by MPU, but it cannot be read by MPU.

5.17. Busy Flag (BF)


When RS = 0 and R/W = 1, the busy flag is output to DB7. As the busy flag =1, SPLC780D is in busy state and does not accept any instruction until the busy flag = 0.

5.18. Address Counter (AC)


The Address Counter assigns addresses to Display Data RAM and Character Generator RAM. When an instruction for address is written in IR, the address information is sent from IR to AC. After writing to/reading from Display Data RAM or Character Generator RAM, AC is automatically incremented by one (or decremented by one). The contents of AC are output to DB0 - DB6 when RS = 0 and R/W = 1.

5.19. I/O Port Configuration


5.19.1. Input port: E




5.19.2. Input port: R/W, RS



5.19.3. Output port: CL1, CL2, M, D



5.19.4. Input / Output port: DB7 - DB0



6. ELECTRICAL SPECIFICATIONS

6.1. Absolute Maximum Ratings

| Characteristics | Symbol | Ratings |
|-----------------------|------------------|-------------------------|
| Operating Voltage | VDD | -0.3V to +7.0V |
| Driver Supply Voltage | V _{LCD} | VDD - 12V to VDD + 0.3V |
| Input Voltage Range | V _{IN} | -0.3V to VDD + 0.3V |
| Operating Temperature | T _A | -30 to +80 |
| Storage Temperature | T _{STO} | -55 to +125 |

Note: Stresses beyond those given in the Absolute Maximum Rating table may cause operational errors or damage to the device. For normal operational conditions see AC/DC Electrical Characteristics.

6.2. DC Characteristics (VDD = 2.7V to 4.5V, T_A = 25 °C)

| Characteristics | Symbol | Limit | | | Unit | Test Condition |
|----------------------------|------------------|---------|------|--------|------|---|
| | | Min. | Typ. | Max. | | |
| Operating Current | I _{DD} | - | 0.2 | 0.4 | mA | External clock (Note) |
| Input High Voltage | V _{IH1} | 0.7VDD | - | VDD | V | Pins: (E, RS, R/W, DB0 - DB7) |
| Input Low Voltage | V _{IL1} | -0.3 | - | 0.55 | V | |
| Input High Voltage | V _{IH2} | 0.7VDD | - | VDD | V | Pin OSC1 |
| Input Low Voltage | V _{IL2} | -0.2 | - | 0.2VDD | V | |
| Input High Current | I _{IH} | -1.0 | - | 1.0 | μA | Pins: (RS, R/W, DB0 - DB7) VDD = 3.0V |
| Input Low Current | I _{IL} | -5.0 | -15 | -30 | μA | |
| Output High Voltage (TTL) | V _{OH1} | 0.75VDD | - | - | V | I _{OH} = - 0.1mA Pins: DB0 - DB7 |
| Output Low Voltage (TTL) | V _{OL1} | - | - | 0.2VDD | V | I _{OL} = 0.1mA Pins: DB0 - DB7 |
| Output High Voltage (CMOS) | V _{OH2} | 0.8VDD | - | - | V | I _{OH} = - 40μA, Pins: CL1, CL2, M, D |
| Output Low Voltage (CMOS) | V _{OL2} | - | - | 0.2VDD | V | I _{OL} = 40μA, Pins: CL1, CL2, M, D |
| Driver ON Resistance (COM) | R _{COM} | - | - | 20 | KΩ | I _O = ±50μA, V _{LCD} = 4.0V Pins: COM1 - COM16 |
| Driver ON Resistance (SEG) | R _{SEG} | - | - | 30 | KΩ | I _O = ±50μA, V _{LCD} = 4.0V Pins: SEG1 - SEG40 |
| LCD Voltage | V _{LCD} | 3.0 | - | 9.0 | V | VDD-V5, 1/4 bias or 1/5 bias |

Note: F_{OSC} = 250KHz, VDD = 3.0V, pin E = "L", RS, R/W, DB0 - DB7 are open, all outputs are no loads.

6.3. AC Characteristics (VDD = 2.7V to 4.5V, T_A = 25 °C)

6.3.1. Internal clock operation

| Characteristics | Symbol | Limit | | | Unit | Test Condition |
|-----------------|-------------------|-------|------|------|------|---------------------------------------|
| | | Min. | Typ. | Max. | | |
| OSC Frequency | F _{OSC1} | 190 | 270 | 350 | KHz | VDD = 3.0V, R _f = 75KΩ ±2% |

6.3.2. External clock operation

| Characteristics | Symbol | Limit | | | Unit | Test Condition |
|--------------------|---------------------------------|-------|------|------|------|----------------|
| | | Min. | Typ. | Max. | | |
| External Frequency | F _{OSC2} | 125 | 250 | 350 | KHz | |
| Duty Cycle | | 45 | 50 | 55 | % | |
| Rise/Fall Time | t _r , t _f | - | - | 0.2 | μs | |

6.3.3. Write mode (Writing data from MPU to SPLC780D)

| Characteristics | Symbol | Limit | | | Unit | Test Condition |
|--------------------|---------------------------------|-------|------|------|------|------------------|
| | | Min. | Typ. | Max. | | |
| E Cycle Time | t _C | 1000 | - | - | ns | Pin E |
| E Pulse Width | t _{PW} | 450 | - | - | ns | Pin E |
| E Rise/Fall Time | t _R , t _F | - | - | 25 | ns | Pin E |
| Address Setup Time | t _{SP1} | 60 | - | - | ns | Pins: RS, R/W, E |
| Address Hold Time | t _{HD1} | 20 | - | - | ns | Pins: RS, R/W, E |
| Data Setup Time | t _{SP2} | 195 | - | - | ns | Pins: DB0 - DB7 |
| Data Hold Time | t _{HD2} | 10 | - | - | ns | Pins: DB0 - DB7 |

6.3.4. Read mode (Reading data from SPLC780D to MPU)

| Characteristics | Symbol | Limit | | | Unit | Test Condition |
|------------------------|---------------------------------|-------|------|------|------|------------------|
| | | Min. | Typ. | Max. | | |
| E Cycle Time | t _C | 1000 | - | - | ns | Pin E |
| E Pulse Width | t _W | 450 | - | - | ns | Pin E |
| E Rise/Fall Time | t _R , t _F | - | - | 25 | ns | Pin E |
| Address Setup Time | t _{SP1} | 60 | - | - | ns | Pins: RS, R/W, E |
| Address Hold Time | t _{HD1} | 20 | - | - | ns | Pins: RS, R/W, E |
| Data Output Delay Time | t _D | - | - | 360 | ns | Pins: DB0 - DB7 |
| Data hold time | t _{HD2} | 5.0 | - | - | ns | Pin DB0 - DB7 |

6.4. DC Characteristics (VDD = 4.5V to 5.5V, T_A = 25 °C)

| Characteristics | Symbol | Limit | | | Unit | Test Condition |
|----------------------------|------------------|--------|------|--------|------|---|
| | | Min. | Typ. | Max. | | |
| Operating Current | I _{DD} | - | 0.55 | 0.8 | mA | External clock (Note) |
| Input High Voltage | V _{IH1} | 2.2 | - | VDD | V | Pins: (E, RS, R/W, DB0 - DB7) |
| Input Low Voltage | V _{IL1} | -0.3 | - | 0.6 | V | |
| Input High Voltage | V _{IH2} | VDD-1 | - | VDD | V | Pin OSC1 |
| Input Low Voltage | V _{IL2} | -0.2 | - | 1.0 | V | Pin OSC1 |
| Input High Current | I _{IH} | -2.0 | - | 2.0 | μA | Pins: (RS, R/W, DB0 - DB7) VDD = 5.0V |
| Input Low Current | I _{IL} | -20 | -50 | -100 | μA | |
| Output High Voltage (TTL) | V _{OH1} | 2.4 | - | VDD | V | I _{OH} = - 0.1mA Pins: DB0 - DB7 |
| Output Low Voltage (TTL) | V _{OL1} | - | - | 0.4 | V | I _{OL} = 0.1mA Pins: DB0 - DB7 |
| Output High Voltage (CMOS) | V _{OH2} | 0.9VDD | - | VDD | V | I _{OH} = - 40μA, Pins: CL1, CL2, M, D |
| Output Low Voltage (CMOS) | V _{OL2} | - | - | 0.1VDD | V | I _{OL} = 40μA, Pins: CL1, CL2, M, D |
| Driver ON Resistance (COM) | R _{COM} | - | - | 20 | KΩ | I _b = ±50μA, V _{LCD} = 4.0V Pins: COM1 - COM16 |
| Driver ON Resistance (SEG) | R _{SEG} | - | - | 30 | KΩ | I _b = ±50μA, V _{LCD} = 4.0V Pins: SEG1 - SEG40 |
| LCD Voltage | V _{LCD} | 3.0 | - | 11 | V | VDD-V5, 1/4 bias or 1/5 bias |

Note: F_{OSC} = 250KHz, VDD = 5.0V, pin E = "L", RS, R/W, DB0 - DB7 are open, all outputs are no loads.

6.5. AC Characteristics (VDD = 4.5V to 5.5V, T_A = 25 °C)
6.5.1. Internal clock operation

| Characteristics | Symbol | Limit | | | Unit | Test Condition |
|-----------------|-------------------|-------|------|------|------|---------------------------------------|
| | | Min. | Typ. | Max. | | |
| OSC Frequency | F _{OSC1} | 190 | 270 | 350 | KHz | VDD = 5.0V, R _f = 91KΩ ±2% |

6.5.2. External clock operation

| Characteristics | Symbol | Limit | | | Unit | Test Condition |
|--------------------|---------------------------------|-------|------|------|------|----------------|
| | | Min. | Typ. | Max. | | |
| External Frequency | F _{OSC2} | 125 | 250 | 350 | KHz | |
| Duty Cycle | | 45 | 50 | 55 | % | |
| Rise/Fall Time | t _r , t _f | - | - | 0.2 | μs | |

6.5.3. Write mode (Writing Data from MPU to SPLC780D)

| Characteristics | Symbol | Limit | | | Unit | Test Condition |
|--------------------|------------|-------|------|------|------|------------------|
| | | Min. | Typ. | Max. | | |
| E Cycle Time | t_C | 500 | - | - | ns | Pin E |
| E Pulse Width | t_{PW} | 230 | - | - | ns | Pin E |
| E Rise/Fall Time | t_R, t_F | - | - | 20 | ns | Pin E |
| Address Setup Time | t_{SP1} | 40 | - | - | ns | Pins: RS, R/W, E |
| Address Hold Time | t_{HD1} | 10 | - | - | ns | Pins: RS, R/W, E |
| Data Setup Time | t_{SP2} | 80 | - | - | ns | Pins: DB0 - DB7 |
| Data Hold Time | t_{HD2} | 10 | - | - | ns | Pins: DB0 - DB7 |


6.5.4. Read mode (Reading Data from SPLC780D to MPU)

| Characteristics | Symbol | Limit | | | Unit | Test Condition |
|------------------------|------------|-------|------|------|------|------------------|
| | | Min. | Typ. | Max. | | |
| E Cycle Time | t_C | 500 | - | - | ns | Pin E |
| E Pulse Width | t_W | 230 | - | - | ns | Pin E |
| E Rise/Fall Time | t_R, t_F | - | - | 20 | ns | Pin E |
| Address Setup Time | t_{SP1} | 40 | - | - | ns | Pins: RS, R/W, E |
| Address Hold Time | t_{HD1} | 10 | - | - | ns | Pins: RS, R/W, E |
| Data Output Delay Time | t_D | - | - | 120 | ns | Pins: DB0 - DB7 |
| Data hold time | t_{HD2} | 5.0 | - | - | ns | Pin DB0 - DB7 |


6.5.5. Interface mode with LCD Driver (SPLC100A1)

| Characteristics | Symbol | Limit | | | Unit | Test Condition |
|------------------------|-----------|-------|------|------|------|----------------|
| | | Min. | Typ. | Max. | | |
| Clock pulse width high | t_{PWH} | 800 | - | - | ns | Pins: CL1, CL2 |
| Clock pulse width low | t_{PWL} | 800 | - | - | ns | Pins: CL1, CL2 |
| Clock setup time | t_{CSP} | 500 | - | - | ns | Pins: CL1, CL2 |
| Data setup time | t_{DSP} | 300 | - | - | ns | Pins: D |
| Data hold time | t_{HD} | 300 | - | - | ns | Pins: D |
| M delay time | t_D | -1000 | - | 1000 | ns | Pins: M |


6.5.6. Write mode timing diagram (Writing Data from MPU to SPLC780D)



6.5.7. Read mode timing diagram (Reading Data from SPLC780D to MPU)





6.5.8. Interface mode with SPLC100A1 timing diagram




7. APPLICATION CIRCUITS

7.1. R-Oscillator

The oscillation resistor R_f is used only for the internal oscillator operation mode.




VDD = 3.0V




VDD = 5.0V

7.2. Interface to MPU


7.2.1. Interface to 8-bit MPU (6805)






7.2.2. Interface to 8-bit MPU (Z80)





7.3. SPLC780D Application Circuit



7.4. Applications for LCD





8. CHARACTER GENERATOR ROM

8.1. SPLC780D - 001

| Upper 4 bit Lower 4 bit | LLLL | LLLH | LLHL | LLHH | LHLL | LHLH | LHHL | LHHH | HLLL | HLLH | HLHL | HLHH | HHLL | HHLH | HHHL | HHHH |
|----------------------------------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| LLLL | | | | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C |
| LLLH | | | ! | 1 | A | Q | a | 4 | | | | . | ア | チ | △ | △ |
| LLHL | | | " | 2 | B | R | b | r | | | | 「 | イ | ウ | × | β |
| LLHH | | | # | 3 | C | S | c | s | | | | 」 | ウ | テ | モ | ミ |
| LHLL | | | \$ | 4 | D | T | d | t | | | | 、 | エ | ト | カ | μ |
| LHLH | | | % | 5 | E | U | e | u | | | | ・ | オ | ナ | ユ | ヨ |
| LHHL | | | & | 6 | F | V | f | v | | | | ヲ | カ | ニ | ヨ | ρ |
| LHHH | | | ' | 7 | G | W | g | w | | | | ア | キ | ヌ | ラ | g |
| HLLL | | | (| 8 | H | X | h | x | | | | イ | ウ | ホ | リ | フ |
| HLLH | | |) | 9 | I | Y | i | y | | | | ウ | ク | ル | リ | リ |
| HLHL | | | * | : | J | Z | j | z | | | | エ | コ | ハ | レ | リ |
| HLHH | | | + | : | K | L | k | l | | | | オ | サ | ヒ | ロ | リ |
| HHLL | | | , | < | L | ¥ | l | l | | | | カ | シ | フ | フ | リ |
| HHLH | | | — | = | M | J | m | 3 | | | | ユ | ヌ | ハ | シ | リ |
| HHHL | | | . | > | N | ^ | n | * | | | | ヨ | セ | ホ | リ | リ |
| HHHH | | | / | ? | O | _ | o | * | | | | ウ | ウ | マ | リ | リ |


9. PACKAGE/PAD LOCATIONS

9.1. PAD Assignment and Locations

Please contact Sunplus sales representatives for more information.

9.2. Package Configuration


QFP 80L Top View



9.3. Package Information

QFP 80L Outline Dimensions

Unit: Millimeter



| Symbol | Min. | Nom. | Max. | Unit |
|--------|------|-----------|------|------------|
| D | | 23.20 REF | | Millimeter |
| D1 | | 20.00 REF | | Millimeter |
| E | | 17.20 REF | | Millimeter |
| E1 | | 14.00 REF | | Millimeter |
| e | | 0.80 REF | | Millimeter |
| b | 0.30 | 0.35 | 0.45 | Millimeter |
| A | - | - | 3.40 | Millimeter |
| A1 | 0.25 | - | - | Millimeter |
| A2 | 2.50 | 2.72 | 2.90 | Millimeter |
| c | 0.11 | 0.15 | 0.23 | Millimeter |
| L1 | | 1.60 REF | | Millimeter |

10. DISCLAIMER

The information appearing in this publication is believed to be accurate.

Integrated circuits sold by Sunplus Technology are covered by the warranty and patent indemnification provisions stipulated in the terms of sale only. SUNPLUS makes no warranty, express, statutory implied or by description regarding the information in this publication or regarding the freedom of the described chip(s) from patent infringement. FURTHER, SUNPLUS MAKES NO WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PURPOSE. SUNPLUS reserves the right to halt production or alter the specifications and prices at any time without notice. Accordingly, the reader is cautioned to verify that the data sheets and other information in this publication are current before placing orders. Products described herein are intended for use in normal commercial applications. Applications involving unusual environmental or reliability requirements, e.g. military equipment or medical life support equipment, are specifically not recommended without additional processing by SUNPLUS for such applications. Please note that application circuits illustrated in this document are for reference purposes only.

11. REVISION HISTORY

| Date | Revision # | Description | Page |
|---------------|------------|-------------|------|
| AUG. 06, 2003 | 0.1 | Original | 34 |