## CHARACTER LCD MODULE SPECIFICATIONS



| Crystalfontz Model Number | CFAH1202A-GGH-JT |
| :--- | :--- |
| Hardware Version | Revision F |
| Data Sheet Version | Revision 1.0, February 2009 |
| Product Pages | www.crystalfontz.com/product/CFAH1202A-GGH-JT.htm |

## Crystalfontz America, Incorporated

12412 East Saltese Avenue
Spokane Valley, WA 99216-0357
Phone: 888-206-9720
Fax: 509-892-1203
Email: techinfo@crystalfontz.com
URL: www.crystalfontz.com

Correction on 2009-08-20 to page 12, Details of Interface Pin Functions:
Pin 15 A (LED +) description was changed from "... internally connected to VDD" to "... internally connected to GND."

# REVISION HISTORY 

| HARDWARE |  |
| :--- | :--- |
| 2009/02/05 | Current hardware version: vF <br> This "-JT" module replaces the discontinued "-JP" module <br> CFAH1202A-GGH-JP. |


| DATA SHEET |  |
| :---: | :--- |
| $2009 / 02 / 05$ | Current Data Sheet version: v1.0 <br> New Data Sheet. |

## The Fine Print

Certain applications using Crystalfontz America, Inc. products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications"). CRYSTALFONTZ AMERICA, INC. PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. Inclusion of Crystalfontz America, Inc. products in such applications is understood to be fully at the risk of the customer. In order to minimize risks associated with customer applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazard. Please contact us if you have any questions concerning potential risk applications.

Crystalfontz America, Inc. assumes no liability for applications assistance, customer product design, software performance, or infringements of patents or services described herein. Nor does Crystalfontz America, Inc. warrant or represent that any license, either express or implied, is granted under any patent right, copyright, or other intellectual property right of Crystalfontz America, Inc. covering or relating to any combination, machine, or process in which our products or services might be or are used.

The information in this publication is deemed accurate but is not guaranteed.
Company and product names mentioned in this publication are trademarks or registered trademarks of their respective owners.

Copyright © 2009 by Crystalfontz America, Inc., 12412 East Saltese Avenue, Spokane Valley, WA 99216-0357 U.S.A.

Crystalfontz America, Inc. www.crystalfontz.com

## CONTENTS

MAIN FEATURES ..... 4
Module Classification Information ..... -4
Ordering Information ..... $-5$
MECHANICAL SPECIFICATIONS ..... 6
Module Outline Drawing ..... $-7$
ELECTRICAL SPECIFICATIONS ..... 8
System Block Diagram ..... - 8
Driving Method ..... - 9
Absolute Maximum Ratings ..... -9
DC Characteristics (5V and 3.3V Operation) ..... 10
Details of Interface Pin Functions ..... 12
Quick Reference for Pin Functions (Front \& Back Photos) ..... 13
Typical $\mathrm{V}_{\mathrm{O}}$ Connections for Display Contrast ..... 14
ESD (Electro-Static Discharge) Specifications ..... 14
OPTICAL SPECIFICATIONS ..... 15
Optical Characteristics ..... 15
Optical Definitions ..... 15
LED Backlight Characteristics ..... 18
LCD CONTROLLER INTERFACE ..... 21
Display Position DDRAM Address ..... 21
Character Generator ROM (CGROM) ..... 22
MODULE RELIABILITY AND LONGEVITY ..... 23
Module Reliability ..... 23
Module Longevity (EOL / Replacement Policy) ..... 23
CARE AND HANDLING PRECAUTIONS ..... 24
APPENDIX A: QUALITY ASSURANCE STANDARDS ..... 26
APPENDIX B: APPLICATION NOTE FOR 3.3V OPERATION ..... 29
APPENDIX C: SITRONIX ST7066U CONTROLLER SPECIFICATION SHEET ..... 31
LIST OF FIGURES
Figure 1. Module Outline Drawing ..... 7
Figure 2. System Block Diagram ..... 8
Figure 3. Back View of Pins (Labeled) ..... 13
Figure 4. Front View of Pins (Labeled) ..... 13
Figure 5. Typical $\mathrm{V}_{\mathrm{O}}$ Connections ..... 14
Figure 6. Definition of Operation Voltage ( $\mathrm{V}_{\mathrm{OP}}$ ) (Positive) ..... 16
Figure 7. Definition of Response Time (Tr, Tf) (Positive) ..... 16
Figure 8. Definition of Horizontal and Vertical Viewing Angles (CR>2) ..... 17
Figure 9. Definition of 6:00 O'Clock and 12:00 O'Clock Viewing Angles ..... 17
Figure 10. Typical LED Backlight Connections for "Always On" ..... 18
Figure 11. Example of LED Backlight Connections for PWM Dimming ..... 20
Figure 12. Character Generator ROM (CGROM) ..... 22

## MAIN FEATURES

- 12 characters by 2 lines LCD has a large display area in a compact $55.7(\mathrm{~W}) \times 32.0(\mathrm{H}) \times 9.7(\mathrm{D})$ millimeter package (2.19" (W) x 1.26 " (H) x $0.38^{\prime \prime}(\mathrm{D})$ ).
[ 4-bit or 8-bit parallel interface.
Standard Hitachi HD44780 equivalent controller.
Green edge LED backlight with STN, positive, gray, transflective mode LCD (displays dark characters on green background).
$\square$ Wide temperature operation: $-20^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$.
$\square$ Direct sunlight readable.
- RoHS compliant.

MODULE CLASSIFICATION INFORMATION


| $\mathbf{1}$ | Brand | Crystalfontz America, Inc. |
| :--- | :--- | :--- |
| $\mathbf{2}$ | Display Type | H - Character |
| $\mathbf{3}$ | Number of Characters (Width) | 12 Characters |
| $\mathbf{4}$ | Number of Lines (Height) | 2 Lines |
| $\mathbf{5}$ | Model Identifier | A |
| $\mathbf{6}$ | Backlight Type \& Color | G - LED, green |
| $\mathbf{7}$ | Fluid Type, Image (Positive or Negative), \& LCD Glass <br> Color | G - STN, positive, gray |
| $\mathbf{8}$ |  <br> Viewing Angle (O'clock) | H - Transflective, WT, 6:00¹ |
| $\mathbf{9}$ | Character Set (CGROM) | J - English and Japanese fonts |
| $\mathbf{1 0}$ | Controller | T - Sitronix ST7066U <br> manufacturer's codes at this <br> location. |
| $\mathbf{9 1 1}$ | Special Codes |  |
| 1 Note: For more information on Viewing Angle, see Definition of 6 O'Clock and 12:00 O'Clock <br> Viewing Angles (Pg. 17). |  |  |

## ORDERING INFORMATION

| PART NUMBER | FLUID | LCD <br> GLASS <br> COLOR | IMAGE | POLARIZER <br> FILM | BACKLIGHT <br> COLOR/TYPE |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CFAH1202A-GGH-JT | STN | gray | positive | transflective | green LED |


| Additional variants (same form factor, different LCD mode or backlight): |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| CFAH1202A-NYG-JT | STN | yellow-green | positive | reflective | no backlight |  |
| CFAH1202A-TMI-JT | STN | blue | negative | transmissive | white LED |  |
| CFAH1202A-TTI-JT | FSTN | near-black | negative | transmissive | white LED |  |
| CFAH1202A-YYH-JT | STN | yellow-green | positive | transflective | yellow-green LED |  |

## MECHANICAL SPECIFICATIONS

## PHYSICAL CHARACTERISTICS

| ITEM | SIZE |
| :--- | :--- |
| Number of Characters and Lines | 12 Characters $\times 2$ Lines |
| Module Dimensions | $55.7(\mathrm{~W}) \times 32.0(\mathrm{H}) \times 9.7(\mathrm{D}) \mathrm{mm}$ |
| Viewing Area | $46.0(\mathrm{~W}) \times 14.5(\mathrm{H}) \mathrm{mm}$ |
| Active Area | $37.85(\mathrm{~W}) \times 11.7(\mathrm{H}) \mathrm{mm}$ |
| Character Size | $2.65(\mathrm{~W}) \times 5.50(\mathrm{H}) \mathrm{mm}$ |
| Character Pitch | $3.20(\mathrm{~W}) \times 6.20(\mathrm{H}) \mathrm{mm}$ |
| Dot Size | $0.45(\mathrm{~W}) \times 0.60(\mathrm{H}) \mathrm{mm}$ |
| Dot Pitch | $0.55(\mathrm{~W}) \times 0.70(\mathrm{H}) \mathrm{mm}$ |
| Weight | 16 grams (typical) |

## MODULE OUTLINE DRAWING



Figure 1. Module Outline Drawing

## ELECTRICAL SPECIFICATIONS

## SYSTEM BLOCK DIAGRAM



Figure 2. System Block Diagram

Crystalfontz America, Inc. www.crystalfontz.com February 2009

| DRIVING METHOD | SPECIFICATION |
| :--- | :---: |
| Duty | $1 / 16$ |
| Bias | $1 / 5$ |

## ABSOLUTE MAXIMUM RATINGS

| ABSOLUTE MAXIMUM RATINGS | $\sum_{\text {¢ }}^{\infty}$ |  |  |
| :---: | :---: | :---: | :---: |
| Operating Temperature* | $\mathrm{T}_{\mathrm{OP}}$ | $-20^{\circ} \mathrm{C}$ | $+70^{\circ} \mathrm{C}$ |
| Storage Temperature* | $\mathrm{T}_{\text {ST }}$ | $-30^{\circ} \mathrm{C}$ | $+80^{\circ} \mathrm{C}$ |
| Input Voltage | $V_{1}$ | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\mathrm{DD}}$ |
| Supply Voltage for Logic | $V_{D D}-V_{S S}$ | -0.3v | +7v |
| Supply Voltage for LCD | $V_{D D}-V_{O}$ | -0.3v | +13v |
| *Note: Prolonged exposure at temperatures outside of this range may cause permanent damage to the module. |  |  |  |

## DC CHARACTERISTICS (5V AND 3.3V OPERATION)

| 5V OPERATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PART | DC CHARACTERISTICS <br> (4.5 to 5.5 volts) | TEST CONDITION | $\sum_{\infty}^{\text {O }}$ | $\begin{aligned} & \sum_{\sum}^{\sum} \\ & \sum_{\Sigma}^{\sum} \end{aligned}$ |  |  | NOTES |
| Controller and Board | Supply Voltage for Logic |  | $V_{D D}-V_{S S}$ | $+4.5 \mathrm{v}$ | +5.0v | $+5.5 \mathrm{v}$ |  |
|  | Input High Voltage | $V_{D D}=5 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{IH}}$ | +3.5v |  | $V_{\text {DD }}$ | Pins: $E, R S, R / \bar{W}$, DB0 - DB7 |
|  | Input Low Voltage |  | $\mathrm{V}_{\text {IL }}$ |  |  | $+0.6 \mathrm{v}$ |  |
|  | Output High Voltage | $V_{D D}=5 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{OH}}$ | +3.7v |  |  | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-0.1 \mathrm{~mA} \\ & \text { Pins: } \mathrm{DB} 0-\mathrm{DB7} \end{aligned}$ |
|  | Output Low Voltage |  | $\mathrm{V}_{\text {OL }}$ |  |  | +0.4v | $\begin{aligned} & \mathrm{I}_{\mathrm{OL}}=0.1 \mathrm{~mA} \\ & \text { Pins: DB0 - DB7 } \end{aligned}$ |
|  | Supply Current | without backlight | IDD |  | 1.2 mA |  |  |
| $\begin{aligned} & \text { LCD } \\ & \text { Glass } \end{aligned}$ | Supply Voltage for Driving LCD | $\mathrm{TA}=-20^{\circ} \mathrm{C}$ | $V_{D D}-V_{O}$ |  |  | +4.2v |  |
|  |  | $\mathrm{TA}=+25^{\circ} \mathrm{C}$ |  |  | +3.8v |  |  |
|  |  | $\mathrm{TA}=+70^{\circ} \mathrm{C}$ |  | $+3.6 \mathrm{v}$ |  |  |  |
| This is a summary of the module's major operating parameters. For detailed information, see APPENDIX C: SITRONIX ST7066U CONTROLLER SPECIFICATION SHEET (Pg. 31). |  |  |  |  |  |  |  |


| 3.3V OPERATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PART | DC CHARACTERISTICS <br> ( 2.7 to 4.5 volts) | TEST CONDITION | 잉 | $\begin{aligned} & \sum_{\sum}^{\sum} \\ & \sum_{\Sigma} \end{aligned}$ |  | $\begin{aligned} & \sum_{\underset{X}{\Sigma}}^{\underset{\Sigma}{\Sigma}} \\ & \hline \end{aligned}$ | NOTES |
| Controller and Board | Supply Voltage for Logic |  | $V_{D D}-V_{S S}$ | +2.7v | +3.3v | $+4.5 \mathrm{v}$ |  |
|  | Input High Voltage | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{IH}}$ | +2.3v |  | $V_{\text {DD }}$ | Pins: E, RS, R/W, DB0 - DB7 |
|  | Input Low Voltage |  | $\mathrm{V}_{\text {IL }}$ |  |  | $+0.6 \mathrm{v}$ |  |
|  | Output High Voltage | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{OH}}$ | +2.4v |  |  | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-0.1 \mathrm{~mA} \\ & \text { Pins: } \mathrm{DB} 0-\mathrm{DB7} \end{aligned}$ |
|  | Output Low Voltage |  | $\mathrm{V}_{\text {OL }}$ |  |  | +0.4v | $\begin{aligned} & \mathrm{I}_{\mathrm{OL}}=0.1 \mathrm{~mA} \\ & \text { Pins: } \mathrm{DB0}-\mathrm{DB7} \end{aligned}$ |
|  | Supply Current | without backlight | IDD |  | 1.2 mA |  |  |
| $\begin{aligned} & \text { LCD } \\ & \text { Glass } \end{aligned}$ | Supply Voltage for Driving LCD | $\mathrm{TA}=-20^{\circ} \mathrm{C}$ | $V_{D D}-V_{O}$ |  |  | +4.2v |  |
|  |  | $\mathrm{TA}=+25^{\circ} \mathrm{C}$ |  |  | +3.8v |  |  |
|  |  | $\mathrm{TA}=+70^{\circ} \mathrm{C}$ |  | +3.6v |  |  |  |
| This is a summary of the module's major operating parameters. For detailed information see APPENDIX C: SITRONIX ST7066U CONTROLLER SPECIFICATION SHEET (Pg. 31). |  |  |  |  |  |  |  |

For more information about 3.3 v operation, please see APPENDIX B: APPLICATION NOTE FOR 3.3V OPERATION (Pg. 29).

## DETAILS OF INTERFACE PIN FUNCTIONS

| PIN | SIGNAL | LEVEL |  | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| 1 | $\mathrm{V}_{\mathrm{SS}}$ | Ov |  | Ground |
| 2 | $V_{D D}$ | +5.0v |  | Supply voltage for logic |
| 3 | $\mathrm{V}_{\mathrm{o}}$ | variable |  | Supply voltage for driving LCD is $\mathrm{V}_{\mathrm{O}}=+1 \mathrm{v}$ typical at $\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{v}$ which gives a $\mathrm{V}_{\mathrm{LCD}}=\left(\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{O}}\right)=+4 \mathrm{v}$ |
| 4 | RS | H/L | 1 | Register selection input <br> H: Data register (for read and write) L: Instruction code (for write) |
| 5 | $\mathrm{R} / \overline{\mathrm{W}}$ | H/L | 1 | H: Read (MPU $\leftarrow$ Module) <br> L: Write (MPU $\rightarrow$ Module) |
| 6 | E | $\mathrm{H}, \mathrm{H} \rightarrow \mathrm{L}$ | 1 | Read/write enable signal <br> H : Read data is enabled by a high level $\mathrm{H} \rightarrow \mathrm{L}$ : Write data is latched on the falling edge |
| 7 | DB0 | H/L | I/O | Data bit 0 |
| 8 | DB1 | H/L | I/O | Data bit 1 |
| 9 | DB2 | H/L | I/O | Data bit 2 |
| 10 | DB3 | H/L | I/O | Data bit 3 |
| 11 | DB4 | H/L | I/O | Data bit 4 |
| 12 | DB5 | H/L | I/O | Data bit 5 |
| 13 | DB6 | H/L | I/O | Data bit 6 |
| 14 | DB7 | H/L | I/O | Data bit 7 |
| 15 | A (LED + ) |  |  | Supply voltage for LED. "A" (anode) or " + " of LED backlight Please Note: "K" (cathode) or "-" of LED backlight is internally connected to * 1 ' $\mathbb{T} V_{D D}$ Correction on 2009-08-20: "GND" was incorrectly listed as "VDD." |
| For backlight connections, please refer to LED Backlight Characteristics (Pg. 18). |  |  |  |  |

## QUICK REFERENCE FOR PIN FUNCTIONS (FRONT \& BACK PHOTOS)



Figure 3. Back View of Pins (Labeled)


Figure 4. Front View of Pins (Labeled)

## TYPICAL $V_{0}$ CONNECTIONS FOR DISPLAY CONTRAST

Adjust $\mathrm{V}_{\mathrm{O}}$ to $+1 \mathrm{v}\left(\mathrm{V}_{\mathrm{LCD}}=+4 \mathrm{v}\right)$ as an initial setting. When the module is operational, readjust $\mathrm{V}_{\mathrm{O}}$ for optimal display appearance.


Figure 5. Typical $\mathrm{V}_{\mathrm{O}}$ Connections
We recommend allowing field adjustment of $\mathrm{V}_{\mathrm{O}}$ for all designs. The optimal value for $\mathrm{V}_{\mathrm{O}}$ will change with temperature, variations in $\mathrm{V}_{\mathrm{DD}}$, and viewing angle. $\mathrm{V}_{\mathrm{O}}$ will also vary module-to-module and batch-to-batch due to normal manufacturing variations.

Ideally, adjustments to $\mathrm{V}_{\mathrm{O}}$ should be available to the end user so each user can adjust the display to the optimal contrast for their required viewing conditions. At a minimum, your design should allow $\mathrm{V}_{\mathrm{O}}$ to be adjusted as part of your product's final test.

Although a potentiometer is shown as a typical connection, $\mathrm{V}_{\mathrm{O}}$ can be driven by your microcontroller, either by using a DAC or a filtered PWM. Displays that require $\mathrm{V}_{\mathrm{O}}$ to be negative may need a level-shifting circuit. Please do not hesitate to contact Crystalfontz application support for design assistance on your application.

## ESD (ELECTRO-STATIC DISCHARGE) SPECIFICATIONS

This circuitry is industry standard CMOS logic and is susceptible to ESD damage. Please use industry standard antistatic precautions as you would for any other PCB such as expansion cards or motherboards. For more information, see CARE AND HANDLING PRECAUTIONS (Pg. 24).

## OPTICAL SPECIFICATIONS

## OPTICAL CHARACTERISTICS

| ITEM | $\sum_{\text {¢ }}^{\infty}$ | $\begin{aligned} & \text { zo } \\ & \frac{0}{1} \\ & \overline{0} \\ & 00 \end{aligned}$ | $\begin{aligned} & \sum_{n}^{\Sigma} \\ & \sum_{\bar{\Sigma}}^{\sum} \\ & \bar{\Sigma} \end{aligned}$ | $\xrightarrow{\substack{\text { d }}}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Viewing Angle (6 o'clock) (Vertical, Horizontal) | (V) $\theta$ | $C R \geq 2$ | $20^{\circ}$ |  | $40^{\circ}$ |
|  | (H) $\varphi$ | $C R \geq 2$ | $-30^{\circ}$ |  | $30^{\circ}$ |
| Contrast Ratio | CR |  |  | 3 |  |
| LCD Response Time* | T rise | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ |  | 150 ms | 200 ms |
|  | T fall | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ |  | 150 ms | 200 ms |

*Response Time: The amount of time it takes a liquid crystal cell to go from active to inactive or back again.

## OPTICAL DEFINITIONS

- Operating Voltage ( $\mathrm{V}_{\mathrm{LCD}}$ ): $\mathrm{V}_{\mathrm{OP}}$
- Viewing Angle
- Vertical (V) $\theta$ : $0^{\circ}$

■ Horizontal (H) $\varphi$ : $0^{\circ}$

- Frame Frequency: 64 Hz
- Driving Waveform: $1 / 16$ Duty, $1 / 5$ Bias
- Ambient Temperature (Ta): $25^{\circ} \mathrm{C}$

Crystalfontz America, Inc. www.crystalfontz.com
February 2009

## Definition of Operation Voltage (Vop)



Figure 6. Definition of Operation Voltage ( $\mathrm{V}_{\mathrm{OP}}$ ) (Positive)

## Definition of Response Time (Tr, Tf)



Figure 7. Definition of Response Time (Tr, Tf) (Positive)

## Definition of Vertical and Horizontal Viewing Angles (CR $\geq 2$ )



Figure 8. Definition of Horizontal and Vertical Viewing Angles (CR>2)

## Definition of 6 O'Clock and 12:00 O'Clock Viewing Angles

This module has a 6:00 o'clock viewing angle. A 6:00 o'clock viewing angle is a bottom viewing angle like what you would see when you look at a cell phone or calculator. A 12:00 o'clock viewing angle is a top viewing angle like what you would see when you look at the gauges in a golf cart or airplane.


Figure 9. Definition of 6:00 O'Clock and 12:00 O'Clock Viewing Angles

Crystalfontz America, Inc.
CFAH1202A-GGH-JT Character LCD Module Data Sheet
www.crystalfontz.com
Hardware vF / Data Sheet v1.0
February 2009

## LED BACKLIGHT CHARACTERISTICS

The CFAH1202A-GGH-JT uses an LED backlight. LED backlights are easy to use, but they are also easily damaged by abuse.

## NOTE

Do not connect +5 v directly to the backlight terminals. This will ruin the backlight.

LEDs are "current" devices. The important aspect of driving an LED is the current flowing through it, not the voltage across it. Ideally, a current source would be used to drive the LEDs. In practice, a simple current limiting resistor in line from a voltage source will work well in most applications and is much less complex than a current source.

You need to know what the forward voltage of the LEDs is so you can calculate the current limiting resistor ( $\mathrm{R}_{\text {LIMIT }}$ ). The forward voltage will vary slightly from display to display.


Figure 10. Typical LED Backlight Connections for "Always On"

## How to Calculate the $\mathbf{R}_{\text {LIMIT }}$

The equation to calculate $R_{\text {LIMIT }}$ is:

$$
R_{\text {LIMIT }}(\text { minimum })=\frac{V_{\text {DD }} \text { (Supply Voltage) }-\mathrm{V}_{\text {LED }} \text { (Typical LED Forward Voltage) }}{\mathrm{I}_{\text {LED }} \text { (Typical LED Forward Current) }}
$$

The specific $R_{\text {LIMIT }}$ calculation for the CFAH1202A-GGH-JT at $\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{v}$ is:

$$
\mathrm{R}_{\mathrm{LIMIT}}=\frac{5 \mathrm{v}-4.2 \mathrm{v}}{0.04 \mathrm{~A}}=20.0 \Omega \text { (minimum) }
$$

## How to Calculate the Power Rating of the Resistor

The general equation to calculate the power rating of the resistor is:

$$
\text { W (power) = } 1 \text { (current) x E (voltage) }
$$

The specific power rating calculation for the CFAH1202A-GGH-JT:

$$
\text { Power }=0.04 \mathrm{~A} \times(5 \mathrm{v}-4.2 \mathrm{v})=0.032 \mathrm{~W}=32 \mathrm{~mW}
$$

Nominally, an $1 / 8$ watt ( 125 mW ) resistor should work, however in order to keep the temprature of the resistor cooler a $1 / 4$ or $1 / 2$ watt resistor would typically be used.

## PWM Dimming

The backlight may be dimmed by PWM (Pulse Width Modulation). The typical range for the PWM frequency is from 100 to 300 Hz .


Figure 11. Example of LED Backlight Connections for PWM Dimming

| Backlight Characteristics <br> dark dots on green background |  |  |  |
| :---: | :---: | :---: | :---: |
| PARAMETER | MINIMUM | TYPICAL | MAXIMUM |
| Forward Current (led) $V=4.2 v$ | 32 mA | 40 mA | 60 mA |
| Forward Voltage ( $\mathrm{V}_{\text {LED }}$ ) | +4.0v | +4.2v | +4.5v |
| Reverse Voltage ( $\mathrm{V}_{\mathrm{R}}$ ) |  |  | +8v |
| Luminous Intensity* ( $\mathrm{I}_{\mathrm{V}}$ ) $\mathrm{I}_{\mathrm{LED}}=40 \mathrm{~mA}$ | $3 \mathrm{~cd} / \mathrm{m}^{2}$ | $4 \mathrm{~cd} / \mathrm{m}^{2}$ |  |
| Wavelength* ( $I \lambda$ ) $\mathrm{I}_{\mathrm{LED}}=40 \mathrm{~mA}$ | 555 nm | 560 nm | 565 nm |
| *Direct measurement of backlight-the backlight is not measured through the LCD. |  |  |  |

## LCD CONTROLLER INTERFACE

This module uses a Sitronix ST7066U controller. The Sitronix ST7066U is compatible with the industry standard Hitachi HD44780 controller. Software written for modules that use the HD44780 should work without modification.

For your reference, we added APPENDIX C: SITRONIX ST7066U CONTROLLER SPECIFICATION SHEET (Pg. 31) to this Data Sheet.

## DISPLAY POSITION DDRAM ADDRESS

The following table shows the relationship between the controller's addresses and the corresponding character location on the module.

|  |  | COLUMN |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 |
| ROW | 0 | 0x00 | 0x01 | 0x02 | 0x03 | 0x04 | 0x05 | 0x06 | 0x07 | 0x08 | 0x09 | 0xA | 0xB |
|  | , | 0x40 | 0x41 | 0x42 | 0x43 | 0x44 | 0x45 | 0x46 | 0x47 | 0x48 | 0x49 | 0x4A | 0x4B |

## CHARACTER GENERATOR ROM (CGROM)

To find the code for a given character, add the two numbers that are shown in bold for its row and column. For example, the lowercase " $h$ " is in the column labeled " $96_{10}$ " and in the row labeled " 810 ". So you would add $96+8$ to get 104 . When you send a byte with the value of 104 to the display, then a lowercase "h" will be shown. (See APPENDIX C: SITRONIX ST7066U CONTROLLER SPECIFICATION SHEET (Pg. 31).


Figure 12. Character Generator ROM (CGROM)

## MODULE RELIABILITY AND LONGEVITY

## MODULE RELIABILITY

| ITEM | SPECIFICATION |
| :---: | :---: |
| LCD including green LED backlight | 50,000 to 100,000 hours (typical) |

## MODULE LONGEVITY (EOL / REPLACEMENT POLICY)

Crystalfontz is committed to making all of our LCD modules available for as long as possible. For each module we introduce, we intend to offer it indefinitely. We do not preplan a module's obsolescence. The majority of modules we have introduced are still available.

We recognize that discontinuing a module may cause problems for some customers. However, rapidly changing technologies, component availability, or low customer order levels may force us to discontinue ("End of Life", EOL) a module. For example, we must occasionally discontinue a module when a supplier discontinues a component or a manufacturing process becomes obsolete. When we discontinue a module, we will do our best to find an acceptable replacement module with the same fit, form, and function.

In most situations, you will not notice a difference when comparing a "fit, form, and function" replacement module to the discontinued module it replaces. However, sometimes a change in component or process for the replacement module results in a slight variation, perhaps an improvement, over the previous design.

Although the replacement module is still within the stated Data Sheet specifications and tolerances of the discontinued module, changes may require modification to your circuit and/or firmware. Possible changes include:

- LCD fluid, polarizers, or the LCD manufacturing process. These items may change the appearance of the display, requiring an adjustment to $\mathrm{V}_{\mathrm{O}}$ (See Typical $\mathrm{V}_{\mathrm{O}}$ Connections for Display Contrast (Pg. 14)).
- Backlight LEDs. Brightness may be affected (perhaps the new LEDs have better efficiency) or the current they draw may change (new LEDs may have a different VF).
- Controller. A new controller may require minor changes in your code.
- Component tolerances. Module components have manufacturing tolerances. In extreme cases, the tolerance stack can change the visual or operating characteristics.

Please understand that we avoid changing a module whenever possible; we only discontinue a module if we have no other option. We will post Part Change Notices on the product's webpage as soon as possible. If interested, you can subscribe to future part change notifications.

## CARE AND HANDLING PRECAUTIONS

For optimum operation of the module and to prolong its life, please follow the precautions below.

## ESD (ELECTRO-STATIC DISCHARGE)

The circuitry is industry standard CMOS logic and susceptible to ESD damage. Please use industry standard antistatic precautions as you would for any other PCB such as expansion cards or motherboards. Ground your body, work surfaces, and equipment.

## DESIGN AND MOUNTING

- The exposed surface of the LCD "glass" is actually a polarizer laminated on top of the glass. To protect the soft plastic polarizer from damage, the module ships with a protective film over the polarizer. Please peel off the protective film slowly. Peeling off the protective film abruptly may generate static electricity.
- The polarizer is made out of soft plastic and is easily scratched or damaged. When handling the module, avoid touching the polarizer. Finger oils are difficult to remove.
- To protect the soft plastic polarizer from damage, place a transparent plate (for example, acrylic, polycarbonate, or glass) in front of the module, leaving a small gap between the plate and the display surface. We use GE HP92 Lexan, which is readily available and works well.
- Do not disassemble or modify the module.
- Do not modify the tab of the metal holder or make connections to it.
- Solder only to the I/O terminals. Use care when removing solder-it is possible to damage the PCB.
- Do not reverse polarity to the power supply connections. Reversing polarity will immediately ruin the module.


## AVOID SHOCK, IMPACT, TORQUE, AND TENSION

- Do not expose the module to strong mechanical shock, impact, torque, and tension.
- Do not drop, toss, bend, or twist the module.
- Do not place weight or pressure on the module.


## IF LCD PANEL BREAKS

- If the LCD panel breaks, be careful not to get the liquid crystal fluid in your mouth or eyes.
- If the liquid crystal fluid touches your skin, clothes, or work surface, wash it off immediately using soap and plenty of water.
- Do not eat the LCD panel.


## CLEANING

The polarizer (laminated to the glass) is soft plastic. The soft plastic is easily scratched or damaged. Be very careful when you clean the polarizer.

- Do not clean the polarizer with liquids. Do not wipe the polarizer with any type of cloth or swab (for example, Qtips).
- Use the removable protective film to remove smudges (for example, fingerprints) and any foreign matter. If you no longer have the protective film, use standard transparent office tape (for example, Scotch $®$ brand "Crystal Clear Tape"). If the polarizer is dusty, you may carefully blow it off with clean, dry, oil-free compressed air.


## OPERATION

- We do not recommend connecting this module to a PC's parallel port as an "end product." This module is not "user friendly" and connecting them to a PC's parallel port is often difficult, frustrating, and can result in a "dead" display due to mishandling. For more information, see our forum thread at http://www.crystalfontz.com/forum/ showthread.php?s=\&threadid=3257.
- Your circuit should be designed to protect the module from ESD and power supply transients.
- Observe the operating temperature limitations: from $-20^{\circ} \mathrm{C}$ minimum to $+70^{\circ} \mathrm{C}$ maximum with minimal fluctuations. Operation outside of these limits may shorten the life and/or harm the display.
- At lower temperatures of this range, response time is delayed.

■ At higher temperatures of this range, display becomes dark. (You may need to adjust the contrast.)

- Operate away from dust, moisture, and direct sunlight.


## STORAGE AND RECYCLING <br> 

- Store in an ESD-approved container away from dust, moisture, and direct sunlight.
- Observe the storage temperature limitations: from $-30^{\circ} \mathrm{C}$ minimum to $+80^{\circ} \mathrm{C}$ maximum with minimal fluctuations. Rapid temperature changes can cause moisture to form, resulting in permanent damage.
- Do not allow weight to be placed on the modules while they are in storage.
- Please recycle your outdated Crystalfontz LCD modules at an approved facility.


## APPENDIX A: QUALITY ASSURANCE STANDARDS

## INSPECTION CONDITIONS

- Environment
- Temperature: $25 \pm 5^{\circ} \mathrm{C}$

■ Humidity: 30~85\% RH (noncondensing)

- For visual inspection of active display area
- Source lighting: two 20-Watt or one 40 -Watt fluorescent light
- Display adjusted for best contrast
- Viewing distance: $30 \pm 5 \mathrm{~cm}$ (about 12 inches)
- Viewing angle: inspect at $45^{\circ}$ angle of vertical line right and left, top and bottom


## COLOR DEFINITIONS

We try to describe the appearance of our LCD modules as accurately as possible. For the photos, we adjust the backlight (if any) and contrast for optimal appearance. Actual display appearance may vary due to (1) different operating conditions, (2) small variations of component tolerances, (3) inaccuracies of our camera, (4) color interpretation of the photos on your monitor, and/or (5) personal differences in the perception of color.

## DEFINITION OF ACTIVE AREA AND VIEWING AREA



## ACCEPTANCE SAMPLING

| DEFECT TYPE | AQL* $^{*}$ |
| :--- | :--- |
| Major | $\leq .65 \%$ |
| Minor | $<1.0 \%$ |

* Acceptable Quality Level: maximum allowable error rate or variation from standard


## DEFECTS CLASSIFICATION

Defects are defined as:

- Major Defect: results in failure or substantially reduces usability of unit for its intended purpose
- Minor Defect: deviates from standards but is not likely to reduce usability for its intended purpose


## ACCEPTANCE STANDARDS

| \# | DEFECT TYPE | CRITERIA |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | Electrical defects | 1. No display, display malfunctions, or shorted segments. <br> 2. Current consumption exceeds specifications. |  |  | Major |
| 2 | Viewing area defect | Viewing area does not meet specifications. |  |  | Major |
| 3 | Contrast adjustment defect | Contrast adjustment fails or malfunctions. |  |  | Major |
| 4 | Blemishes or foreign matter on display segments |  | Defect Size | Acceptable Qty | Minor |
|  |  |  | $\leq 0.30 \mathrm{~mm}$ | 3 |  |
|  |  |  | $\leq 2$ defects within 10 mm of each other |  |  |
| 5 | Blemishes or foreign matter outside of display segments | Defect Size = (Width + Length)/2 | Defect Size | Acceptable Qty | Minor |
|  |  |  | $\leq 0.15 \mathrm{~mm}$ | Ignore |  |
|  |  |  | 0.15 to 0.20 mm | 3 |  |
|  |  |  | 0.20 to 0.25 mm | 2 |  |
|  |  |  | $>0.30 \mathrm{~mm}$ | 1 |  |
| 6 | Dark lines or scratches in display area | Defect Width | Defect Length | Acceptable Qty | Minor |
|  |  | $\leq 0.03 \mathrm{~mm}$ | $\leq 3.0$ mm | 3 |  |
|  |  | 0.03 to 0.05 | $\leq 2.0$ mm | 2 |  |
|  |  | 0.05 to 0.08 | $\leq 2.0$ mm | 1 |  |
|  |  | 0.08 to 0.10 | $\leq 3.0$ mm | 0 |  |
|  |  | $\geq 0.10$ | $>3.0$ mm | 0 |  |


| \# | DEFECT TYPE | CRITERIA |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | Bubbles between polarizer film and glass |  | Defect Size | Acceptable Qty | Minor |
|  |  |  | $\leq 0.20 \mathrm{~mm}$ | Ignore |  |
|  |  |  | 0.20 to 0.40 mm | 3 |  |
|  |  |  | 0.40 to 0.60 mm | 2 |  |
|  |  |  | $\geq 0.60 \mathrm{~mm}$ | 0 |  |
| 8 | Display pattern defect |  |  |  | Minor |
|  |  | Dot Size | Acceptable Qty |  |  |
|  |  | $((\mathrm{A}+\mathrm{B}) / 2) \leq 0.20 \mathrm{~mm}$ | $\leq 3$ total defects $\leq 2$ pinholes per digit |  |  |
|  |  | $\mathrm{C}>0 \mathrm{~mm}$ |  |  |  |
|  |  | $((\mathrm{D}+\mathrm{E}) / 2) \leq 0.25 \mathrm{~mm}$ |  |  |  |
|  |  | $((\mathrm{F}+\mathrm{G}) / 2) \leq 0.25 \mathrm{~mm}$ |  |  |  |
| 9 | Backlight defects | 1. Light fails or flickers. <br> 2. Color and luminance (Major) <br> 3. Exceeds standards for dark lines or scratch | Major) <br> not correspond to <br> display's blemishes (Minor) | pecifications. <br> oreign matter, | $\begin{aligned} & \text { See } \\ & \text { list } \\ & \leftarrow \end{aligned}$ |
| 10 | PCB defects | 1. Oxidation or contami <br> 2. Wrong parts, missing <br> 3. Jumpers set incorrec <br> 4. Solder (if any) on be pad is not smooth. (M *Minor if display functio | ation on connectors parts, or parts not in (Minor) <br> LED pad, zebra p nor) correctly. Major if th | pecification.* <br> , or screw hole <br> splay fails. | $\begin{aligned} & \text { See } \\ & \text { list } \\ & \leftarrow \end{aligned}$ |
| 11 | Soldering defects | 1. Unmelted solder pas <br> 2. Cold solder joints, mis <br> 3. Solder bridges causi <br> 4. Residue or solder ba <br> 5. Solder flux is black or *Minor if display function | ing solder connect short circuits.* <br> brown. correctly. Major if the | s, or oxidation.* <br> splay fails. | Minor |

## APPENDIX B: APPLICATION NOTE FOR 3.3V OPERATION

This module can be used with a 3.3 v power supply. In order to meet the requirements of $\mathrm{V}_{\mathrm{LCD}}$, you must provide a negative voltage source for $\mathrm{V}_{\mathrm{O}}$ (pin 3, see Details of Interface Pin Functions (Pg. 12)). You need to drive $\mathrm{V}_{\mathrm{O}}$ to below ground (typically -1 v or -2 v ) until the $\mathrm{V}_{\mathrm{LCD}}$ is met, making display contrast acceptable.

You can supply the negative voltage by one of the following methods:

1. Use an available source for the negative voltage.


Figure 1. Use Existing Negative Voltage Supply
2. Use a " 7660 " CMOS switched-capacitor voltage converter or one of the many other available solutions for creating a negative voltage from a positive supply.


Figure 2. "7660" Switched-Capacitor Voltage Converter
3. Use the circuit in the figure below to create the voltage for $\mathrm{V}_{\mathrm{O}}$ by using a PWM (Pulse Width Modulation) output of your microcontroller. This circuit allows the contrast to be adjusted under software control.

PWM
( 7 to 10 kHz typical)


Figure 3. $\mathrm{V}_{\mathrm{O}}$ Driving Circuit
Since $\mathrm{V}_{\mathrm{O}}$ is pulled up internally by the LCD controller, this circuit will produce positive ( $\approx+1 \mathrm{v}$ ) $\mathrm{V}_{\mathrm{LCD}}\left(\mathrm{V}_{\mathrm{LCD}}=\right.$ small, contrast is light) for low ( $\approx 10 \%$ ) or high ( $90 \%$ ) duty cycles. For duty cycles near $50 \%$, this circuit will produce negative $(\approx-2 \mathrm{v})$ levels of $\mathrm{V}_{\mathrm{O}}\left(\mathrm{V}_{\mathrm{LCD}}=\right.$ big, contrast is dark $)$.
4. Replace this module with the module in this series that has an on-board negative voltage generator. (The part number has a " $V$ " at the end of it.)


Figure 4. On-Board Negative Voltage Generator

## APPENDIX C: SITRONIX ST7066U CONTROLLER SPECIFICATION SHEET

The complete Sitronix ST7066U Dot Matrix LCD Controller/Driver specifications (42 pages) follows.

## Sitronix

## - Features

- $5 \times 8$ and $5 \times 11$ dot matrix possible
- Low power operation support:
-- 2.7 to 5.5 V
- Wide range of LCD driver power -- 3.0 to 10 V
- Correspond to high speed MPU bus interface
--2 MHz (when $\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V}$ )
- 4-bit or 8-bit MPU interface enabled
- $80 \times 8$-bit display RAM ( 80 characters max.)
- 13,200-bit character generator ROM for a total of $\mathbf{2 4 0}$ character fonts( $5 \times 8$ dot or $5 \times 11$ dot)
- $64 \times 8$-bit character generator RAM
-- 8 character fonts ( $5 \times 8$ dot)
-- 4 character fonts ( $5 \times 11$ dot)


## - Description

The ST7066U dot-matrix liquid crystal display controller and driver LSI displays alphanumeric, Japanese kana characters, and symbols. It can be configured to drive a dot-matrix liquid crystal display under the control of a 4- or 8-bit microprocessor. Since all the functions such as display RAM, character generator, and liquid crystal driver, required for driving a dot-matrix liquid crystal display are internally provided on one chip, a minimal system can be interfaced with this controller/driver.

The ST7066U character generator ROM is extended to generate $2405 \times 8(5 \times 11)$ dot character fonts for a

- 16-common x 40-segment liquid crystal display driver
- Programmable duty cycles
-- $1 / 8$ for one line of $5 \times 8$ dots with cursor
-- 1/11 for one line of $5 \times 11$ dots \& cursor
-- $1 / 16$ for two lines of $5 \times 8$ dots \& cursor
- Wide range of instruction functions:

Display clear, cursor home, display on/off, cursor on/off, display character blink, cursor shift, display shift

- Automatic reset circuit that initializes the controller/driver after power on
- Internal oscillator with external resistors
- Low power consumption
- QFP80 and Bare Chip available
total of 240 different character fonts. The low power supply ( 2.7 V to 5.5 V ) of the ST7066U is suitable for any portable battery-driven product requiring low power dissipation.

The ST7066U LCD driver consists of 16 common signal drivers and 40 segment signal drivers which can extend display size by cascading segment driver ST7065 or ST7063. The maximum display size can be either 80 characters in 1-line display or 40 characters in 2 -line display. A single ST7066U can display up to one 8-character line or two 8-character lines.

| Product Name | Support Character |
| :---: | :---: |
| ST7066U-0A | English / Japan |
| ST7066U-0B | English / European |
| ST7066U-0E | English / European |


| ST7066 Serial Specification Revision History |  |  |
| :---: | :---: | :---: |
| Version | Date | Description |
| 1.7 | 2000/10/31 | 1. Added 8051 Example Program Code(Page 21,23) <br> 2. Added Annotated Flow Chart : <br> "BF cannot be checked before this instruction" <br> 3. Changed Maximum Ratings <br> Power Supply Voltage:+5.5V $\rightarrow+7.0 \mathrm{~V}$ (Page 28) |
| 1.8 | 2000/11/14 | Added QFP Pad Configuration(Page 5) |
| 1.8a | 2000/11/30 | 1. Moved QFP Package Dimensions(Page 39) to Page 5 <br> 2. Changed DC Characteristics Ratings(Page 32,33) |
| 2.0 | 2001/03/01 | Transition to ST7066U |
| 2.1 | 2006/04/10 | 1. Add Power Supply Conditions (Page 31); <br> 2. Modify reset description on Page 22. |
| 2.2 | 2006/05/11 | Emphasis checking BF procedure (Page 9, 27, 28). |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |

## Block Diagram



Pad Arrangement


Substrate Connect to VdD.

Package Dimensions

## 80-QFP-1420C



## - Pad Location Coordinates

| Pad No. | Function | X | Y |
| :---: | :---: | :---: | :---: |
| 1 | SEG22 | -1040 | 1400 |
| 2 | SEG21 | -1040 | 1270 |
| 3 | SEG20 | -1040 | 1140 |
| 4 | SEG19 | -1040 | 1020 |
| 5 | SEG18 | -1040 | 900 |
| 6 | SEG17 | -1040 | 780 |
| 7 | SEG16 | -1040 | 660 |
| 8 | SEG15 | -1040 | 540 |
| 9 | SEG14 | -1040 | 420 |
| 10 | SEG13 | -1040 | 300 |
| 11 | SEG12 | -1040 | 180 |
| 12 | SEG11 | -1040 | 60 |
| 13 | SEG10 | -1040 | -60 |
| 14 | SEG9 | -1040 | -180 |
| 15 | SEG8 | -1040 | -300 |
| 16 | SEG7 | -1040 | -420 |
| 17 | SEG6 | -1040 | -540 |
| 18 | SEG5 | -1040 | -660 |
| 19 | SEG4 | -1040 | -780 |
| 20 | SEG3 | -1040 | -900 |
| 21 | SEG2 | -1040 | -1020 |
| 22 | SEG1 | -1040 | -1140 |
| 23 | GND | -1040 | -1270 |
| 24 | OSC1 | -1040 | -1400 |
| 25 | OSC2 | -910 | -1400 |
| 26 | V1 | -780 | -1400 |
| 27 | V2 | -660 | -1400 |
| 28 | V3 | -540 | -1400 |
| 29 | V4 | -420 | -1400 |
| 30 | V5 | -300 | -1400 |
| 31 | CL1 | -180 | -1400 |
| 32 | CL2 | -60 | -1400 |
| 33 | Vcc | 60 | -1400 |
| 34 | M | 180 | -1400 |
| 35 | D | 300 | -1400 |
| 36 | RS | 420 | -1400 |
| 37 | RW | 540 | -1400 |
| 38 | E | 660 | -1400 |
| 39 | DB0 | 780 | -1400 |
| 40 | DB1 | 910 | -1400 |


| Pad No. | Function | X | Y |
| :---: | :---: | :---: | :---: |
| 41 | DB2 | 1040 | -1400 |
| 42 | DB3 | 1040 | -1270 |
| 43 | DB4 | 1040 | -1140 |
| 44 | DB5 | 1040 | -1020 |
| 45 | DB6 | 1040 | -900 |
| 46 | DB7 | 1040 | -780 |
| 47 | COM1 | 1040 | -660 |
| 48 | COM2 | 1040 | -540 |
| 49 | COM3 | 1040 | -420 |
| 50 | COM4 | 1040 | -300 |
| 51 | COM5 | 1040 | -180 |
| 52 | COM6 | 1040 | -60 |
| 53 | COM7 | 1040 | 60 |
| 54 | COM8 | 1040 | 180 |
| 55 | COM9 | 1040 | 300 |
| 56 | COM10 | 1040 | 420 |
| 57 | COM11 | 1040 | 540 |
| 58 | COM12 | 1040 | 660 |
| 59 | COM13 | 1040 | 780 |
| 60 | COM14 | 1040 | 900 |
| 61 | COM15 | 1040 | 1020 |
| 62 | COM16 | 1040 | 1140 |
| 63 | SEG40 | 1040 | 1270 |
| 64 | SEG39 | 1040 | 1400 |
| 65 | SEG38 | 910 | 1400 |
| 66 | SEG37 | 780 | 1400 |
| 67 | SEG36 | 660 | 1400 |
| 68 | SEG35 | 540 | 1400 |
| 69 | SEG34 | 420 | 1400 |
| 70 | SEG33 | 300 | 1400 |
| 71 | SEG32 | 180 | 1400 |
| 72 | SEG31 | 60 | 1400 |
| 73 | SEG30 | -60 | 1400 |
| 74 | SEG29 | -180 | 1400 |
| 75 | SEG28 | -300 | 1400 |
| 76 | SEG27 | -420 | 1400 |
| 77 | SEG26 | -540 | 1400 |
| 78 | SEG25 | -660 | 1400 |
| 79 | SEG24 | -780 | 1400 |
| 80 | SEG23 | -910 | 1400 |

## ■ Pin Function

| Name | Number | 1/O | Interfaced with | Function |
| :---: | :---: | :---: | :---: | :---: |
| RS | 1 | 1 | MPU | Select registers. <br> 0: Instruction register (for write) Busy flag: address counter (for read) <br> 1: Data register (for write and read) |
| R/W | 1 | 1 | MPU | Select read or write. <br> 0 : Write <br> 1: Read |
| E | 1 | 1 | MPU | Starts data read/write. |
| DB4 to DB7 | 4 | I/O | MPU | Four high order bi-directional tristate data bus pins. Used for data transfer and receive between the MPU and the ST7066U. DB7 can be used as a busy flag. |
| DB0 to DB3 | 4 | I/O | MPU | Four low order bi-directional tristate data bus pins. Used for data transfer and receive between the MPU and the ST7066U. These pins are not used during 4-bit operation. |
| CL1 | 1 | 0 | Extension driver | Clock to latch serial data D sent to the extension driver |
| CL2 | 1 | 0 | Extension driver | Clock to shift serial data D |
| M | 1 | 0 | Extension driver | Switch signal for converting the liquid crystal drive waveform to AC |
| D | 1 | O | Extension driver | Character pattern data corresponding to each segment signal |
| COM1 to COM16 | 16 | 0 | LCD | Common signals that are not used are changed to non-selection waveform. COM9 to COM16 are non-selection waveforms at $1 / 8$ duty factor and COM12 to COM16 are non-selection waveforms at $1 / 11$ duty factor. |
| $\begin{aligned} & \hline \text { SEG1 to } \\ & \text { SEG40 } \end{aligned}$ | 40 | O | LCD | Segment signals |
| V1 to V5 | 5 | - | Power supply | Power supply for LCD drive Vcc $-\mathrm{V} 5=10 \mathrm{~V}$ (Max) |
| V cc , GND | 2 | - | Power supply | $\mathrm{V}_{\mathrm{cc}}$ : 2.7 V to 5.5V, GND: 0V |
| OSC1, OSC2 | 2 |  | Oscillation resistor clock | When crystal oscillation is performed, a resistor must be connected externally. When the pin input is an external clock, it must be input to OSC1 |

Note:

1. $\mathrm{Vcc}>=\mathrm{V} 1>=\mathrm{V} 2>=\mathrm{V} 3>=\mathrm{V} 4>=\mathrm{V} 5$ must be maintained
2. Two clock options:


## ■ Function Description

## - System Interface

This chip has all two kinds of interface type with MPU : 4-bit bus and 8-bit bus. 4-bit bus or 8 -bit bus is selected by DL bit in the instruction register.

During read or write operation, two 8-bit registers are used. One is data register (DR), the other is instruction register(IR).

The data register $(D R)$ is used as temporary data storage place for being written into or read from DDRAM/CGRAM, target RAM is selected by RAM address setting instruction. Each internal operation, reading from or writing into RAM, is done automatically. So to speak, after MPU reads DR data, the data in the next DDRAM/CGRAM address is transferred into DR automatically. Also after MPU writes data to DR, the data in DR is transferred into DDRAM/CGRAM automatically.

The Instruction register(IR) is used only to store instruction code transferred from MPU. MPU cannot use it to read instruction data.

To select register, use RS input pin in 4-bit/8-bit bus mode.

| RS | R/W | Operation |
| :---: | :---: | :--- |
| L | L | Instruction Write operation (MPU writes Instruction code <br> into IR) |
| L | H | Read Busy Flag (DB7) and address counter (DB0 ~ DB6) |
| H | L | Data Write operation (MPU writes data into DR) |
| H | H | Data Read operation (MPU reads data from DR) |

Table 1. Various kinds of operations according to RS and R/W bits.

## - Busy Flag (BF)

When $\mathrm{BF}=$ "High", it indicates that the internal operation is being processed. So during this time the next instruction cannot be accepted. BF can be read, when $R S=$ Low and $R / W=$ High (Read Instruction Operation), through DB7 port. Before executing the next instruction, be sure that BF is not High. Before checking BF, be sure to wait at least 80us. Please refer to Page 27 for the example. Do NOT keep "E" always "High" for checking BF.

## - Address Counter (AC)

Address Counter(AC) stores DDRAM/CGRAM address, transferred from IR.
After writing into (reading from) DDRAM/CGRAM, AC is automatically increased (decreased) by 1. When RS = "Low" and R/W = "High", AC can be read through DB0 ~ DB6 ports.

## - Display Data RAM (DDRAM)

Display data RAM (DDRAM) stores display data represented in 8-bit character codes. Its extended capacity is 80 $x 8$ bits, or 80 characters. The area in display data RAM (DDRAM) that is not used for display can be used as general data RAM. See Figure 1 for the relationships between DDRAM addresses and positions on the liquid crystal display.

The DDRAM address ( $A_{\infty \triangleright}$ ) is set in the address counter (AC) as hexadecimal.

## $>$ 1-line display $(\mathrm{N}=0)($ Figure 2)

When there are fewer than 80 display characters, the display begins at the head position. For example, if using only the ST7066U, 8 characters are displayed. See Figure 3. When the display shift operation is performed, the DDRAM address shifts. See Figure 3.


Figure 1 DDRAM Address


Figure 2 1-Line Display


Figure 3 1-Line by 8-Character Display Example

## $>$ 2-line display ( $\mathrm{N}=1$ ) (Figure 4)

Case 1: When the number of display characters is less than $40 \times 2$ lines, the two lines are displayed from the head. Note that the first line end address and the second line start address are not consecutive. For example, when just the ST7066U is used, 8 characters $\times 2$ lines are displayed. See Figure 5 .

When display shift operation is performed, the DDRAM address shifts. See Figure 5.

| Display <br> Position | 1 | 2 | 3 | 4 | 5 | 6 |  | 38 | 39 | 40 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 00 | 01 | 02 | 03 | 04 | 05 |  | 25 | 26 | 27 |
| Address <br> (hexadecimal) | 40 | 41 | 42 | 43 | 44 | 45 | $\ldots . . . . . . . . . . . .$. | 65 | 66 | 67 |

Figure 4 2-Line Display

| Display <br> Position | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DDRAM Address | 00 | 01 | 02 | 03 | 04 | 05 | 06 | 07 |
|  | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 |
| $\begin{gathered} \text { For } \\ \text { Shift Left } \end{gathered}$ | 01 | 02 | 03 | 04 | 05 | 06 | 07 | 08 |
|  | 41 | 42 | 43 | 44 | 45 | 46 | 47 | 48 |
| For |  |  |  |  |  |  |  |  |
| Shift Right | 27 | 00 | 01 | 02 | 03 | 04 | 05 | 06 |
|  | 67 | 40 | 41 | 42 | 43 | 44 | 45 | 46 |

Figure 5 2-Line by 8-Character Display Example
Case 2: For a 16 -character $\times 2$-line display, the $\mathrm{ST7} 766 \mathrm{U}$ can be extended using one 40 -output extension driver. See Figure 6.
When display shift operation is performed, the DDRAM address shifts. See Figure 6.

| Display |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DDRAM <br> Address | 00 | 01 | 02 | 03 | 04 | 05 | 06 | 07 | 08 | 09 | OA | 0B | OC | OD | 0E | 0 F |
|  | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | 48 | 49 | 4A | 4B | 4C | 4D | 4E | 4F |
| For Shift Left | 01 | 02 | 03 | 04 | 05 | 06 | 07 | 08 | 09 | 0A | 0B | OC | OD | OE | 0F | 10 |
|  | 41 | 42 | 43 | 44 | 45 | 46 | 47 | 48 | 49 | 4A | 4B | 4C | 4D | 4E | 4F | 50 |
| For Shift Right | 27 | 00 | 01 | 02 | 03 | 04 | 05 | 06 | 07 | 08 | 09 | 0A | 0B | OC | OD | 0E |
|  | 67 | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | 48 | 49 | 4A | 4B | 4C | 4D | 4E |

Figure 6 2-Line by 16-Character Display Example

## - Character Generator ROM (CGROM)

The character generator ROM generates $5 \times 8$ dot or $5 \times 11$ dot character patterns from 8 -bit character codes. It can generate $2405 \times 8$ dot character patterns. User-defined character patterns are also available by mask-programmed ROM.

## - Character Generator RAM (CGRAM)

In the character generator RAM, the user can rewrite character patterns by program. For $5 \times 8$ dots, eight character patterns can be written, and for $5 \times 11$ dots, four character patterns can be written.

Write into DDRAM the character codes at the addresses shown as the left column of Table 4 to show the character patterns stored in CGRAM.

See Table 5 for the relationship between CGRAM addresses and data and display patterns. Areas that are not used for display can be used as general data RAM.

## - Timing Generation Circuit

The timing generation circuit generates timing signals for the operation of internal circuits such as DDRAM, CGROM and CGRAM. RAM read timing for display and internal operation timing by MPU access are generated separately to avoid interfering with each other. Therefore, when writing data to DDRAM, for example, there will be no undesirable interference, such as flickering, in areas other than the display area.

## - LCD Driver Circuit

LCD Driver circuit has 16 common and 40 segment signals for LCD driving. Data from CGRAM/CGROM is transferred to 40 bit segment latch serially, and then it is stored to 40 bit shift latch. When each common is selected by 16 bit common register, segment data also output through segment driver from 40 bit segment latch. In case of 1 -line display mode, COM1 ~ COM8 have $1 / 8$ duty or COM1 ~ COM11 have 1/11duty, and in 2-line mode, COM1 ~ COM16 have $1 / 16$ duty ratio.

## - Cursor/Blink Control Circuit

It can generate the cursor or blink in the cursor/blink control circuit. The cursor or the blink appears in the digit at the display data RAM address set in the address counter.

Table 4 Correspondence between Character Codes and Character Patterns (ROM Code: 0A)

|  | 0000 |  | 2010 $0011010001001001010 \mid 0$ |  |  |  |  | 1111100 | ${ }^{1101}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Q 0 | $=$ |  |  |  | - | $=$ | Q | $\stackrel{-}{-}$ |
| 0001 | (2) |  | 11 0 0 $=$ | \% |  | : |  | $7 \%$ | $\overbrace{6}$ | = |  |
| 0010 | (3) |  | $\because 2 \mathrm{BL}$ | 1 |  |  | 1 | 17 | \% | ¢ | 8 |
| 0011 | (4) |  | $\because 8 \mathrm{C}$ | $\pm$ |  |  | 7 | 3 | 玉 | \% | $\cdots$ |
| $0100$ | (5) |  | 44 D | 1. |  |  | I | 11 | 7 | $\cdots$ | 8 |
| 0101 | (6) |  | \% 50 | $\cdots$ |  |  | \# | 47 | 3 | c | 1 |
| 110 | () |  | 860 W | V |  |  | T | - | = | 0 | \% |
| ${ }^{111}$ | ${ }^{\text {(8) }}$ |  | 760 | W |  |  | 7 | 7 | \% | O | T. |
| 00 | (1) |  | 480 | X |  |  | 9 | 78 | 1 | \% | 8 |
| 001 | (2) |  | $9 \times 181$ | \% |  |  | ? | 7 | Ll |  | $\bigcirc$ |
| 1010 | (3) |  | $\because \geq \geq 3$ | z |  |  | $\square$ | F | 1. | 1 | F |
| 1011 | (4) |  | + 3 K W L | 1 |  |  | \% | $\pm=$ | $\square$ |  | = |
| 100 | (5) |  | $\leqslant 4 \times 1$ | ! |  |  | 8 | 3 | $?$ | \% | 3 |
| 101 | (6) |  | = M 7 N | ? |  |  | \% | Х | \% | * | $\div$ |
| 110 | (8) |  | $\cdots \cdots \mathrm{O}$ | * |  |  | E | E |  | $\bigcirc$ |  |
| 111 | (8) |  |  | * |  |  | 1 | 17 | \% | O |  |

Table 4（Cont．）（ROM Code：OB）

|  | 0000 | 0001 | 10010 | 0011 | 10100 |  |  | 0111 |  |  | 1010 | 1011 | 1100 | 1101 |  | 1111 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0000 |  | \＃ |  | 3 | \％ | $\cdots$ | ： | ＝ | \％ | \％ |  |  | 1 | \％ | 3 | － |
| 001 | （2） | $\pm$ | ！ | ． | $\cdots$ | 0 | $\pm$ | $\cdots$ | $\cdots$ | $\pm$ | 3. |  | ， | 1 | \％ | \％ |
| 0010 | （3） | Pr | $13$ | $\because$ | \％ | \％ | \％ | \％ | $\pm$ | \％ | \％ | ＊ | 0 | ＊ | 8 | 8 |
| 0011 | （4） | $8$ | $3$ | \％ | $\cdots$ | $\because$ | … | ： | $צ$ | ※ | $\cdots$ |  | \％ | T1 | ＝ | 1 |
| 100 | （5） |  | \％ | 3 | $\cdots$ | ? | 0 | $\because$ | ＊ | \％ | 8 |  | ， |  | $8$ | $\alpha$ |
| 0101 | （6） |  | $\because$ | ．．． | $\pm$ | ! | $\cdots$ | \％ | ： | $8$ | $\because$ | $3$ | : | $\therefore$ | \％ | 楼 |
| 0110 | （7） |  | 8 | $\cdots$ | $\cdots$ | ＊ | \％ | \％ | $\pm$ | $\cdots$ | \％ | 4 | 4 | $w$ | 0 | ：－ |
| 0111 | （8） | \％ |  | \％ | 0 | 0 | ＊ | 0 | \％ | $\cdots$ | \％ | ＜ | $\div$ | $\therefore$ | ！ | \％ |
| 0 | （1） | $10$ | ， | － | $\cdots$ | $\therefore$ | ： | 8 | ※ | \％ | $\stackrel{*}{*}$ | $\div$ | $\div$ | $=$ | K | 粷 |
| 1001 | （2） | ${ }_{0}$ | ？ | $\because$ | T | P | 3. | \％ | ＂ | \％ | ： | $\underline{2}$ |  | $11$ | 3 | $\vartheta$ |
| 10 | （3） | $\because$ | ＊ | \＃ | 3 | $\therefore$ | 3 | \＃ | $\pm$ | $\ldots$ | \％ | $\geq$ |  | $\geq$ | 3 | ＂ |
| 11 | （4） | $\%$ | $\div$ | \％ | $\therefore$ | $1 .$ | c | $\bigcirc$ | \％ | 0 | $\pm$ | X | － | 1 | 8 | \％ |
| 100 | （5） | ＝ | \％ | \％ | ．．． |  | 3. | $i_{i}$ | 3. | $\mathrm{n}$ | \％ | 8 |  | $\%$ | 鲎 | $\ldots$ |
| 101 | （6） | 3 | － | ＝ | $10$ | $3$ | \％ | \％ | 3. | $\pm$ | $8$ | : | ＊ | $1$ | P： | $\cdots$ |
| 110 | （7） | ： | ＊ | $\geqslant$ | $1$ |  | \％ |  | \％ | \％ | 8 | \％ | 8 | 3 | $\cdots$ | $\pm$ |
| 1111 | （8） | \％ |  |  | $\%$ |  | \％ | 8 | \％ | $\therefore$ | \％ |  | 8 | 4 | \％ | 8 |

Table 4(Cont.) (ROM Code: OE)


| Character Code (DDRAM Data) |  |  |  |  |  |  |  | CGRAM <br> Address |  |  |  |  |  | Character Patterns (CGRAM Data) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 | b5 | b4 | b3 | b2 | b1 | b0 | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|  |  |  |  |  | 0 | 0 | 0 |  |  |  | 0 | 0 | 0 |  |  |  | 1 | 1 | 1 | 1 | 1 |
|  |  |  |  |  | 0 | 0 | 0 |  |  |  | 0 | 0 | 1 |  |  |  | 0 | 0 | 1 | 0 | 0 |
|  |  |  |  |  | 0 | 0 | 0 |  |  |  | 0 | 1 | 0 |  |  |  | 0 | 0 | 1 | 0 | 0 |
|  |  |  | 0 |  | 0 | 0 | 0 |  | 0 |  | 0 | 1 | 1 |  |  |  | 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 0 | 0 |  | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | - | - |  | 0 | 0 | 1 | 0 | 0 |
|  |  |  |  |  | 0 | 0 | 0 |  |  |  | 1 | 0 | 1 |  |  |  | 0 | 0 | 1 | 0 | 0 |
|  |  |  |  |  | 0 | 0 | 0 |  |  |  | 1 | 1 | 0 |  |  |  | 0 | 0 | 1 | 0 | 0 |
|  |  |  |  |  | 0 | 0 | 0 |  |  |  | 1 | 1 | 1 |  |  |  | 0 | 0 | 0 | 0 | 0 |
|  |  |  |  |  | 0 | 0 | 1 |  |  |  | 0 | 0 | 0 |  |  |  | 1 | 1 | 1 | 1 | 0 |
|  |  |  |  |  | 0 | 0 | 1 |  |  |  | 0 | 0 | 1 |  |  |  | 1 | 0 | 0 | 0 | 1 |
|  |  |  |  |  | 0 | 0 | 1 |  |  |  | 0 | 1 | 0 |  |  |  | 1 | 0 | 0 | 0 | 1 |
| 0 | 0 | 0 | 0 |  | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 |  | - |  | 1 | 1 | 1 | 1 | 0 |
| 0 | 0 | 0 | 0 |  | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | - | - | - | 1 | 0 | 1 | 0 | 0 |
|  |  |  |  |  | 0 | 0 | 1 |  |  |  | 1 | 0 | 1 |  |  |  | 1 | 0 | 0 | 1 | 0 |
|  |  |  |  |  | 0 | 0 | 1 |  |  |  | 1 | 1 | 0 |  |  |  | 1 | 0 | 0 | 0 | 1 |
|  |  |  |  |  | 0 | 0 | 1 |  |  |  | 1 | 1 | 1 |  |  |  | 0 | 0 | 0 | 0 | 0 |

Table 5 Relationship between CGRAM Addresses, Character Codes (DDRAM) and Character patterns (CGRAM Data)
Notes:

1. Character code bits 0 to 2 correspond to CGRAM address bits 3 to 5 ( 3 bits: 8 types).
2. CGRAM address bits 0 to 2 designate the character pattern line position. The 8 th line is the cursor position and its display is formed by a logical OR with the cursor. Maintain the 8th line data, corresponding to the cursor display position, at 0 as the cursor display. If the 8 th line data is 1,1 bits will light up the 8th line regardless of the cursor presence.
3. Character pattern row positions correspond to CGRAM data bits 0 to 4 (bit 4 being at the left).
4. As shown Table 5, CGRAM character patterns are selected when character code bits 4 to 7 are
all 0 . However, since character code bit 3 has no effect, the R display example above can be selected by either character code 00 H or 08 H .
5. 1 for CGRAM data corresponds to display selection and 0 to non-selection.
"-": Indicates no effect.

## - Instructions

There are four categories of instructions that:

- Designate ST7066U functions, such as display format, data length, etc.
- Set internal RAM addresses
- Perform data transfer with internal RAM
- Others


## Instruction Table:

| Instruction | Instruction Code |  |  |  |  |  |  |  |  |  | Description | Description Time (270KHz) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | RS | R/W | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |  |  |
| Clear Display | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | Write "20H" to DDRAM. and set DDRAM address to "00H" from AC | 1.52 ms |
| Return Home | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | x | Set DDRAM address to " 00 H " from AC and return cursor to its original position if shifted. The contents of DDRAM are not changed. | 1.52 ms |
| Entry Mode Set | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | I/D | S | Sets cursor move direction and specifies display shift. These operations are performed during data write and read. | 37 us |
| Display ON/OFF | 0 | 0 | 0 | 0 | 0 | 0 | 1 | D | C | B | $D=1$ :entire display on <br> $\mathrm{C}=1$ :cursor on <br> $\mathrm{B}=1$ :cursor position on | 37 us |
| Cursor or Display Shift | 0 | 0 | 0 | 0 | 0 | 1 | S/C | R/L | x | x | Set cursor moving and display shift control bit, and the direction, without changing DDRAM data. | 37 us |
| Function Set | 0 | 0 | 0 | 0 | 1 | DL | N | F | x | x | DL:interface data is $8 / 4$ bits <br> N :number of line is $2 / 1$ <br> F :font size is $5 \times 11 / 5 \times 8$ | 37 us |
| Set CGRAM address | 0 | 0 | 0 | 1 | AC5 | AC4 | AC3 | AC2 | AC1 | ACO | Set CGRAM address in address counter | 37 us |
| Set DDRAM address | 0 | 0 | 1 | AC6 | AC5 | AC4 | AC3 | AC2 | AC1 | ACO | Set DDRAM address in address counter | 37 us |
| Read Busy flag and address | 0 | 1 | BF | AC6 | AC5 | AC4 | AC3 | AC2 | AC1 | AC0 | Whether during internal operation or not can be known by reading $B F$. The contents of address counter can also be read. | 0 us |
| Write data to RAM | 1 | 0 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Write data into internal RAM <br> (DDRAM/CGRAM) | 37 us |
| Read data from RAM | 1 | 1 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Read data from internal RAM <br> (DDRAM/CGRAM) | 37 us |

## Note:

Be sure the ST7066U is not in the busy state $(B F=0)$ before sending an instruction from the MPU to the ST7066U. If an instruction is sent without checking the busy flag, the time between the first instruction and next instruction will take much longer than the instruction time itself. Refer to Instruction Table for the list of each instruction execution time.

## ■ Instruction Description

## - Clear Display

RS RW DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0

Code | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Clear all the display data by writing " 20 H " (space code) to all DDRAM address, and set DDRAM address to " 00 H " into AC (address counter). Return cursor to the original status, namely, bring the cursor to the left edge on first line of the display. Make entry mode increment (I/D = "1").

- Return Home

RS RW DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0


Return Home is cursor return home instruction. Set DDRAM address to " 00 H " into the address counter. Return cursor to its original site and return display to its original status, if shifted. Contents of DDRAM does not change.

## - Entry Mode Set

RS RW DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0

Code | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | I/D | S |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Set the moving direction of cursor and display.
> I/D : Increment / decrement of DDRAM address (cursor or blink) When I/D = "High", cursor/blink moves to right and DDRAM address is increased by 1.

When I/D = "Low", cursor/blink moves to left and DDRAM address is decreased by 1.

* CGRAM operates the same as DDRAM, when read from or write to CGRAM.
> S: Shift of entire display
When DDRAM read (CGRAM read/write) operation or $S=$ "Low", shift of entire display is not performed. If $S=$ "High" and DDRAM write operation, shift of entire display is performed according to I/D value (I/D = "1" : shift left, I/D = "0" : shift right).

| S | I/D | Description |
| :---: | :---: | :--- |
| H | H | Shift the display to the left |
| H | L | Shift the display to the right |

- Display ON/OFF
RS RW DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0

Code | 0 | 0 | 0 | 0 | 0 | 0 | 1 | D | C | B |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Control display/cursor/blink ON/OFF 1 bit register.
> D : Display ON/OFF control bit
When D = "High", entire display is turned on.
When $\mathrm{D}=$ "Low", display is turned off, but display data is remained in DDRAM.
> C : Cursor ON/OFF control bit
When C = "High", cursor is turned on.
When $\mathrm{C}=$ "Low", cursor is disappeared in current display, but I/D register remains its data.
> B : Cursor Blink ON/OFF control bit
When B = "High", cursor blink is on, that performs alternate between all the high data and display character at the cursor position.

When B = "Low", blink is off.

- Cursor or Display Shift
RS RW DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0

Code | 0 | 0 | 0 | 0 | 0 | 1 | $\mathrm{~S} / \mathrm{C}$ | $\mathrm{R} / \mathrm{L}$ | x | x |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Without writing or reading of display data, shift right/left cursor position or display. This instruction is used to correct or search display data. During 2-line mode display, cursor moves to the 2nd line after 40th digit of 1 st line. Note that display shift is performed simultaneously in all the line. When displayed data is shifted repeatedly, each line shifted individually. When display shift is performed, the contents of address counter are not changed.

| S/C | R/L | Description | AC Value |
| :---: | :---: | :--- | :--- |
| L | L | Shift cursor to the left | AC=AC-1 |
| L | H | Shift cursor to the right | AC $=A C+1$ |
| H | L | Shift display to the left. Cursor follows the display shift | AC=AC |
| H | H | Shift display to the right. Cursor follows the display shift | AC=AC |

- Function Set

> DL : Interface data length control bit
When DL = "High", it means 8-bit bus mode with MPU.
When DL = "Low", it means 4-bit bus mode with MPU. So to speak, DL is a signal to select 8 -bit or 4-bit bus mode.

When 4-bit bus mode, it needs to transfer 4-bit data by two times.
$>\quad \mathbf{N}$ : Display line number control bit
When $N=$ "Low", it means 1 -line display mode.
When $\mathrm{N}=$ "High", 2 -line display mode is set.
> F: Display font type control bit
When $F=$ "Low", it means $5 \times 8$ dots format display mode
When F = "High", $5 \times 11$ dots format display mode.

| $\mathbf{N}$ | $\mathbf{F}$ | No. of Display Lines | Character Font | Duty Factor |
| :---: | :---: | :---: | :---: | :---: |
| L | L | 1 | $5 \times 8$ | $1 / 8$ |
| L | H | 1 | $5 \times 11$ | $1 / 11$ |
| $H$ | x | 2 | $5 \times 8$ | $1 / 16$ |

## - Set CGRAM Address

|  | RS | RW | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Code | 0 | 0 | 0 | 1 | AC5 | AC4 | AC3 | AC2 | AC1 | ACO |

Set CGRAM address to AC.
This instruction makes CGRAM data available from MPU.

## - Set DDRAM Address

|  | RS | RW | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Code | 0 | 0 | 1 | AC6 | AC5 | AC4 | AC3 | AC2 | AC1 | AC0 |

Set DDRAM address to AC.
This instruction makes DDRAM data available from MPU.
When 1-line display mode ( $\mathrm{N}=0$ ), DDRAM address is from " 00 H " to "4FH".
In 2-line display mode ( $\mathrm{N}=1$ ), DDRAM address in the 1 st line is from " 00 H " to " 27 H ", and DDRAM address in the 2nd line is from " 40 H " to " 67 H ".

## - Read Busy Flag and Address

|  | RS | RW | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Code | 0 | 1 | BF | AC6 | AC5 | AC4 | AC3 | AC2 | AC1 | ACO |

When BF = "High", indicates that the internal operation is being processed.So during this time the next instruction cannot be accepted.

The address Counter (AC) stores DDRAM/CGRAM addresses, transferred from IR.
After writing into (reading from) DDRAM/CGRAM, AC is automatically increased (decreased) by 1.

- Write Data to CGRAM or DDRAM
RS RW DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0

Code | 1 | 0 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

## Write binary 8-bit data to DDRAM/CGRAM.

The selection of RAM from DDRAM, CGRAM, is set by the previous address set instruction : DDRAM address set, CGRAM address set. RAM set instruction can also determine the AC direction to RAM.
After write operation, the address is automatically increased/decreased by 1 , according to the entry mode.

## - Read Data from CGRAM or DDRAM

RS RW DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0

Code | 1 | 1 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Read binary 8-bit data from DDRAM/CGRAM.
The selection of RAM is set by the previous address set instruction. If address set instruction of RAM is not performed before this instruction, the data that read first is invalid, because the direction of AC is not determined. If you read RAM data several times without RAM address set instruction before read operation, you can get correct RAM data from the second, but the first data would be incorrect, because there is no time margin to transfer RAM data.

In case of DDRAM read operation, cursor shift instruction plays the same role as DDRAM address set instruction : it also transfer RAM data to output data register. After read operation address counter is automatically increased/decreased by 1 according to the entry mode. After CGRAM read operation, display shift may not be executed correctly.

* In case of RAM write operation, after this AC is increased/decreased by 1 like read operation. In this time, AC indicates the next address position, but you can read only the previous data by read instruction.


## ■ Reset Function

## Initializing by Internal Reset Circuit

An internal reset circuit automatically initializes the ST7066U when the power is turned on. The following instructions are executed during the initialization. The busy flag (BF) is kept in the busy state until the initialization ends ( $\mathrm{BF}=1$ ). The busy state lasts for 40 ms after VCC rises to 4.5 V .

1. Display clear
2. Function set:

DL = 1; 8-bit interface data
$\mathrm{N}=0$; 1-line display
$\mathrm{F}=0 ; 5 \times 8$ dot character font
3. Display on/off control:

D = 0; Display off
C = 0; Cursor off
$B=0$; Blinking off
4. Entry mode set:

I/D = 1; Increment by 1
$S=0 ;$ No shift
Note:
If the electrical characteristics conditions listed in the table Power Supply Conditions (Page 31) are not met, the internal reset circuit will not operate normally and will fail to initialize the ST7066U. For such a case, initialization must be performed by the MPU as explain by the following figures.

## Initializing by Instruction

- 8-bit Interface (fosc=270KHz)


| Function set |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RS | R/W | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
| $\mathbf{0}$ | 0 | 0 | 0 | 1 | 1 | N | F | X | X |



| Display ON/OFF control |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RS | R/W | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB | DB0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | D | C | B |



| Entry mode set |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RS | R/W | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | I/D | S |
| Initialization end |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |

## Initial Program Code Example For 8051 MPU(8 Bit Interface):

INITIAL_START:
CALL DELAY40mS
MOV A,\#38H ;FUNCTION SET
CALL WRINS_NOCHK ; 8 bit,N=1,5*7dot
CALL DELAY3̄7uS
MOV A,\#38H ;FUNCTION SET
CALL WRINS_NOCHK ; 8 bit,N=1,5*7dot
CALL DELAY37uS
MOV A,\#OFH ;DISPLAY ON
CALL WRINS_CHK
CALL DELAY37uS
MOV A,\#01H ;CLEAR DISPLAY
CALL WRINS_CHK
CALL DELAY ${ }^{-} .52 \mathrm{mS}$
MOV A,\#06H ;ENTRY MODE SET
CALL WRINS_CHK ;CURSOR MOVES TO RIGHT
CALL DELAY37US
MAIN START:
XXXX
XXXX
XXXX
XXXX

WRINS_CHK:
CALL CHK_BUSY
WRINS_NOCHK:
CLR RS ;EX:Port 3.0
CLR RW ;EX:Port 3.1
SETB E ;EX:Port 3.2
MOV P1,A ;EX:Port 1=Data Bus
CLR E
MOV P1,\#FFH ;For Check Busy Flag
RET
CHK_BUSY:
;Check Busy Flag
CLR RS
SETB RW
SETB E
JB P1.7,\$
CLR E
RET

- 4-bit Interface (fosc=270KHz)


Wait time >37uS

Function set

| RS | R/W | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |


| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{X}$ | $\mathbf{X}$ | $\mathbf{X}$ | $\mathbf{X}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{0}$ | $\mathbf{0}$ | N | F | X | $\mathbf{X}$ | $\mathbf{X}$ | $\mathbf{X}$ | $\mathbf{X}$ | $\mathbf{X}$ |

Wait time >37uS

Function set
RS

| $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{X}$ | $\mathbf{X}$ | $\mathbf{X}$ | $\mathbf{X}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathbf{F}$ | $\mathbf{X}$ | $\mathbf{X}$ | $\mathbf{X}$ | $\mathbf{X}$ | $\mathbf{X}$ | $\mathbf{X}$ |

Wait time >37uS

| Display ON/OFF control |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RS | R/W | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
| 0 | 0 | 0 | 0 | 0 | 0 | X | $\mathbf{X}$ | X | X |
| 0 | 0 | 1 | D | C | B | X | X | X | X |

Wait time >37uS
.
Display clear

| RS | R/W | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  |  |  |  |  |  |  |  |  |


| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{X}$ | $\mathbf{X}$ | $\mathbf{X}$ | $\mathbf{X}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{X}$ | $\mathbf{X}$ | $\mathbf{X}$ | $\mathbf{X}$ |

Wait time $>1.52 \mathrm{mS}$
Entry mode set

| RS | R/W | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | X | X | X | X |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | I/D | S | X | X | X | X |

nitialization end

Initial Program Code Example For 8051 MPU(4 Bit Interface):

```
INITIAL_START:
    CALL DELAY4OmS
    MOV A,#38H ;FUNCTION SET
    CALL WRINS_ONCE ; ; bit,N=1,5*7dot
    CALL DELAY37US
    MOV A,#28H ;FUNCTION SET
    CALL WRINS_NOCHK ;4 bit,N=1,5*7dot
    CALL DELAY3̄7uS
    MOV A,#28H ;FUNCTION SET
    CALL WRINS_NOCHK ;4 bit,N=1,5*7dot
    CALL DELAY37uS
    MOV A,#OFH ;DISPLAY ON
    CALL WRINS CHK
    CALL DELAY37uS
    MOV A,#01H ;CLEAR DISPLAY
    CALL WRINS_CHK
    CALL DELAY1.52mS
    MOV A,#06H ;ENTRY MODE SET
    CALL WRINS_CHK
    CALL DELAY37US
MAIN_START:
    XXXX
    XXXX
    XXXX
    XXXX
    CALL WRINS_CHK
```

| WRINS_CHK: |  |  |
| :---: | :---: | :---: |
| C C ALL | CHK_BUSY |  |
| WRINS_NOCHK: |  |  |
| PUSH | A |  |
| ANL | A,\#FOH |  |
| CLR | RS | ;EX:Port 3.0 |
| CLR | RW | ;EX:Port 3.1 |
| SETB | E | ;EX:Port 3.2 |
| MOV | P1,A | ;EX:Port1=Data Bus |
| CLR | E |  |
| POP | A |  |
| SWAP | A |  |
| WRINS_ONCE: |  |  |
| ANL | A,\#FOH |  |
| CLR | RS |  |
| CLR | RW |  |
| SETB | E |  |
| MOV | P1,A |  |
| CLR | E |  |
| MOV | P1,\#FFH | ;For Check Bus Flag |
|  |  |  |
| CHK_BUSY: |  | ;Check Busy Flag |
| PUSH | A |  |
| MOV | P1,\#FFH |  |
| \$1 |  |  |
| CLR | RS |  |
| SETB | RW |  |
| SETB | E |  |
| MOV | A, P1 |  |
| CLR | E |  |
| MOV | P1,\#FFH |  |
| CLR | RS |  |
| SETB | RW |  |
| SETB | E |  |
| NOP |  |  |
| CLR | E |  |
| JB A | A.7,\$1 |  |
| POP | A |  |
| RET |  |  |

## Interfacing to the MPU

The ST7066U can send data in either two 4-bit operations or one 8-bit operation, thus allowing interfacing with 4or 8-bit MPU.

- For 4-bit interface data, only four bus lines (DB4 to DB7) are used for transfer. Bus lines DB0 to DB3 are disabled. The data transfer between the ST7066U and the MPU is completed after the 4-bit data has been transferred twice. As for the order of data transfer, the four high order bits (for 8-bit operation, DB4 to DB7) are transferred before the four low order bits (for 8-bit operation, DB0 to DB3). The busy flag must be checked (one instruction) after the 4-bit data has been transferred twice. Two more 4-bit operations then transfer the busy flag and address counter data.
> Example of busy flag check timing sequence



## > Intel 8051 interface



- For 8-bit interface data, all eight bus lines (DB0 to DB7) are used.
> Example of busy flag check timing sequence

> Intel 8051 interface



## ■ Supply Voltage for LCD Drive

There are different voltages that supply to ST7066U's pin (V1-V5) to obtain LCD drive waveform. The relations of the bias, duty factor and supply voltages are shown as below:

|  | Duty Factor |  |
| :---: | :---: | :---: |
|  | $1 / 8,1 / 11$ | $1 / 16$ |
|  | Bias |  |
| Supply Voltage | $1 / 4$ | $1 / 5$ |
| V 1 | $\mathrm{Vcc}-1 / 4 \mathrm{VLCD}$ | $\mathrm{Vcc}-1 / 5 \mathrm{VLCD}$ |
| V 2 | $\mathrm{Vcc}-1 / 2 \mathrm{VLCD}$ | $\mathrm{Vcc}-2 / 5 \mathrm{~V}$ LCD |
| V 3 | $\mathrm{Vcc}-1 / 2 \mathrm{VLCD}$ | $\mathrm{Vcc}-3 / 5 \mathrm{VCLD}$ |
| V 4 | $\mathrm{Vcc}-3 / 4 \mathrm{VLCD}$ | $\mathrm{Vcc}-4 / 5 \mathrm{VCLD}$ |
| V 5 | $\mathrm{Vcc}-\mathrm{VLCD}$ | $\mathrm{Vcc}-\mathrm{VLCD}$ |



■ Timing Characteristics

- Writing data from MPU to ST7066U

- Reading data from ST7066U to MPU

- Interface Timing with External Driver

- Power Supply Conditions


| Symbol | Characteristics | Description | Min. | Typ. | Max. | Unit |  |
| :---: | :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| tPOR | Power rise time | Power rise time that will trigger <br> internal power on reset circuit | 0.1 |  | 100 | ms |  |
| tIOL | I/O Low time | The period that I/O is kept low. | 40 |  |  | ms |  |
| tPW | Enable pulse width | Please refer to the following tables. |  |  |  |  |  |

1. During tPOR, VDD noise should be reduced (especially close to 2.0 V ). Otherwise the Power-ON-Reset function might be triggered several times and maybe cause unexpected result.
2. During tIOL, the I/O ports of the interface (control and data signals) should be kept at "Low".

## - AC Characteristics

$\left(\mathrm{TA}=25^{\circ} \mathrm{C}, \mathrm{VCC}=2.7 \mathrm{~V}\right)$

| Symbol | Characteristics | Test Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Internal Clock Operation |  |  |  |  |  |  |
| fosc | OSC Frequency | $\mathrm{R}=75 \mathrm{~K} \Omega$ | 190 | 270 | 350 | KHz |
| External Clock Operation |  |  |  |  |  |  |
| $\mathrm{f}_{\mathrm{EX}}$ | External Frequency | - | 125 | 270 | 410 | KHz |
|  | Duty Cycle | - | 45 | 50 | 55 | \% |
| $\mathrm{T}_{\mathrm{R},} \mathrm{T}_{\mathrm{F}}$ | Rise/Fall Time | - | - | - | 0.2 | $\mu \mathrm{s}$ |
| Write Mode (Writing data from MPU to ST7066U) |  |  |  |  |  |  |
| Tc | Enable Cycle Time | Pin E | 1200 | - | - | ns |
| $\mathrm{T}_{\text {PW }}$ | Enable Pulse Width | Pin E | 460 | - | - | ns |
| $\mathrm{T}_{\mathrm{R}, \mathrm{T}_{\mathrm{F}}}$ | Enable Rise/Fall Time | Pin E | - | - | 25 | ns |
| $\mathrm{T}_{\text {AS }}$ | Address Setup Time | Pins: RS,RW, E | 0 | - | - | ns |
| $\mathrm{T}_{\text {AH }}$ | Address Hold Time | Pins: RS,RW, E | 10 | - | - | ns |
| $\mathrm{T}_{\text {Dsw }}$ | Data Setup Time | Pins: DB0 - DB7 | 80 | - | - | ns |
| $\mathrm{T}_{\mathrm{H}}$ | Data Hold Time | Pins: DB0 - DB7 | 10 | - | - | ns |
| Read Mode (Reading Data from ST7066U to MPU) |  |  |  |  |  |  |
| $\mathrm{T}_{\mathrm{c}}$ | Enable Cycle Time | Pin E | 1200 | - | - | ns |
| $\mathrm{T}_{\text {PW }}$ | Enable Pulse Width | Pin E | 480 | - | - | ns |
| $\mathrm{T}_{\mathrm{R},} \mathrm{T}_{\mathrm{F}}$ | Enable Rise/Fall Time | Pin E | - | - | 25 | ns |
| $\mathrm{T}_{\text {As }}$ | Address Setup Time | Pins: RS,RW, E | 0 | - | - | ns |
| $\mathrm{T}_{\text {AH }}$ | Address Hold Time | Pins: RS,RW, E | 10 | - | - | ns |
| $\mathrm{T}_{\text {DDR }}$ | Data Setup Time | Pins: DB0 - DB7 | - | - | 320 | ns |
| $\mathrm{T}_{\mathrm{H}}$ | Data Hold Time | Pins: DB0 - DB7 | 10 | - | - | ns |
| Interface Mode with LCD Driver(ST7065) |  |  |  |  |  |  |
| $\mathrm{T}_{\text {cwh }}$ | Clock Pulse with High | Pins: CL1, CL2 | 800 | - | - | ns |
| $\mathrm{T}_{\text {cwL }}$ | Clock Pulse with Low | Pins: CL1, CL2 | 800 | - | - | ns |
| $\mathrm{T}_{\text {CST }}$ | Clock Setup Time | Pins: CL1, CL2 | 500 | - | - | ns |
| $\mathrm{T}_{\text {su }}$ | Data Setup Time | Pin: D | 300 | - | - | ns |
| $\mathrm{T}_{\mathrm{DH}}$ | Data Hold Time | Pin: D | 300 | - | - | ns |
| $\mathrm{T}_{\mathrm{DM}}$ | M Delay Time | Pin: M | 0 | - | 2000 | ns |

## - AC Characteristics

$\left(\mathrm{TA}=25^{\circ} \mathrm{C}, \mathrm{VCC}=5 \mathrm{~V}\right)$

| Symbol | Characteristics | Test Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Internal Clock Operation |  |  |  |  |  |  |
| fosc | OSC Frequency | $\mathrm{R}=91 \mathrm{~K} \Omega$ | 190 | 270 | 350 | KHz |
| External Clock Operation |  |  |  |  |  |  |
| $\mathrm{f}_{\mathrm{EX}}$ | External Frequency | - | 125 | 270 | 410 | KHz |
|  | Duty Cycle | - | 45 | 50 | 55 | \% |
| $\mathrm{T}_{\mathrm{R}}, \mathrm{T}_{\mathrm{F}}$ | Rise/Fall Time | - | - | - | 0.2 | $\mu \mathrm{S}$ |
| Write Mode (Writing data from MPU to ST7066U) |  |  |  |  |  |  |
| $\mathrm{T}_{\mathrm{C}}$ | Enable Cycle Time | Pin E | 1200 | - | - | ns |
| $\mathrm{T}_{\text {PW }}$ | Enable Pulse Width | Pin E | 140 | - | - | ns |
| $\mathrm{T}_{\mathrm{R}}, \mathrm{T}_{\mathrm{F}}$ | Enable Rise/Fall Time | Pin E | - | - | 25 | ns |
| $\mathrm{T}_{\text {AS }}$ | Address Setup Time | Pins: RS,RW,E | 0 | - | - | ns |
| $\mathrm{T}_{\text {AH }}$ | Address Hold Time | Pins: RS,RW,E | 10 | - | - | ns |
| $\mathrm{T}_{\text {DSW }}$ | Data Setup Time | Pins: DB0 - DB7 | 40 | - | - | ns |
| $\mathrm{T}_{\mathrm{H}}$ | Data Hold Time | Pins: DB0 - DB7 | 10 | - | - | ns |
| Read Mode (Reading Data from ST7066U to MPU) |  |  |  |  |  |  |
| $\mathrm{T}_{\mathrm{C}}$ | Enable Cycle Time | Pin E | 1200 | - | - | ns |
| $\mathrm{T}_{\text {PW }}$ | Enable Pulse Width | Pin E | 140 | - | - | ns |
| $\mathrm{T}_{\mathrm{R}}, \mathrm{T}_{\mathrm{F}}$ | Enable Rise/Fall Time | Pin E | - | - | 25 | ns |
| $\mathrm{T}_{\mathrm{AS}}$ | Address Setup Time | Pins: RS,RW,E | 0 | - | - | ns |
| $\mathrm{T}_{\text {AH }}$ | Address Hold Time | Pins: RS,RW,E | 10 | - | - | ns |
| $\mathrm{T}_{\mathrm{DDR}}$ | Data Setup Time | Pins: DB0 - DB7 | - | - | 100 | ns |
| $\mathrm{T}_{\mathrm{H}}$ | Data Hold Time | Pins: DB0 - DB7 | 10 | - | - | ns |
| Interface Mode with LCD Driver(ST7065) |  |  |  |  |  |  |
| $\mathrm{T}_{\text {CWH }}$ | Clock Pulse with High | Pins: CL1, CL2 | 800 | - | - | ns |
| $\mathrm{T}_{\text {CWL }}$ | Clock Pulse with Low | Pins: CL1, CL2 | 800 | - | - | ns |
| $\mathrm{T}_{\text {CST }}$ | Clock Setup Time | Pins: CL1, CL2 | 500 | - | - | ns |
| $\mathrm{T}_{\text {Su }}$ | Data Setup Time | Pin: D | 300 | - | - | ns |
| $\mathrm{T}_{\mathrm{DH}}$ | Data Hold Time | Pin: D | 300 | - | - | ns |
| $\mathrm{T}_{\mathrm{DM}}$ | M Delay Time | Pin: M | 0 | - | 2000 | ns |

- Absolute Maximum Ratings

| Characteristics | Symbol | Value |
| :---: | :---: | :---: |
| Power Supply Voltage | $\mathrm{V}_{\mathrm{CC}}$ | -0.3 to +7.0 |
| LCD Driver Voltage | $\mathrm{V}_{\mathrm{LCD}}$ | $\mathrm{VCC}-10.0$ to $\mathrm{VCC}+0.3$ |
| Input Voltage | $\mathrm{V}_{\mathrm{IN}}$ | -0.3 to $\mathrm{V}_{\mathrm{CC}}+0.3$ |
| Operating Temperature | $\mathrm{T}_{\mathrm{A}}$ | $-40^{\circ} \mathrm{C}$ to $+90^{\circ} \mathrm{C}$ |
| Storage Temperature | $\mathrm{T}_{\text {Sто }}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |

## ■ DC Characteristics

( $\mathrm{TA}=25^{\circ} \mathrm{C}, \mathrm{VCC}=2.7 \mathrm{~V}-4.5 \mathrm{~V}$ )

| Symbol | Characteristics | Test Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{cc}}$ | Operating Voltage | - | 2.7 | - | 4.5 | V |
| $\mathrm{V}_{\text {LCD }}$ | LCD Voltage | $\mathrm{V}_{\mathrm{cc}}-\mathrm{V} 5$ | 3.0 | - | 10.0 | V |
| $\mathrm{I}_{\mathrm{cc}}$ | Power Supply Current | $\begin{gathered} \mathrm{f}_{\mathrm{osc}}=270 \mathrm{KHz} \\ \mathrm{~V}_{\mathrm{CC}}=3.0 \mathrm{~V} \end{gathered}$ | - | 0.1 | 0.25 | mA |
| $\mathrm{V}_{\mathrm{HH} 1}$ | Input High Voltage (Except OSC1) | - | 0.7Vcc | - | $\mathrm{V}_{\mathrm{cc}}$ | V |
| $\mathrm{V}_{\text {LL }}$ | Input Low Voltage (Except OSC1) | - | -0.3 | - | 0.6 | V |
| $\mathrm{V}_{1 \mathrm{H}_{2}}$ | Input High Voltage (OSC1) | - | 0.7Vcc | - | $\mathrm{V}_{\mathrm{cc}}$ | V |
| $\mathrm{V}_{\text {LL2 }}$ | Input Low Voltage (OSC1) | - | - | - | 0.2Vcc | V |
| $\mathrm{V}_{\text {OH1 }}$ | Output High Voltage (DB0 - DB7) | $\mathrm{I}_{\mathrm{OH}}=-0.1 \mathrm{~mA}$ | $\begin{aligned} & 0.75 \\ & \text { Vcc } \end{aligned}$ | - | - | V |
| VoL1 | Output Low Voltage (DB0 - DB7) | $\mathrm{l}_{\mathrm{OL}}=0.1 \mathrm{~mA}$ | - | - | 0.2Vcc | V |
| $\mathrm{V}_{\text {OH2 }}$ | Output High Voltage <br> (Except DB0 - DB7) | $\mathrm{IOH}=-0.04 \mathrm{~mA}$ | $0.8 \mathrm{~V}_{\mathrm{cc}}$ | - | $\mathrm{V}_{\mathrm{cc}}$ | V |
| Vol2 | Output Low Voltage <br> (Except DB0 - DB7) | $\mathrm{I}_{\mathrm{LL}}=0.04 \mathrm{~mA}$ | - | - | 0.2 V cc | V |
| $\mathrm{R}_{\text {сом }}$ | Common Resistance | $\mathrm{V}_{\mathrm{LCD}}=4 \mathrm{~V}, \mathrm{I}_{\mathrm{d}}=0.05 \mathrm{~mA}$ | - | 2 | 20 | K $\Omega$ |
| $\mathrm{R}_{\text {SEG }}$ | Segment Resistance | $\mathrm{V}_{\mathrm{LCD}}=4 \mathrm{~V}, \mathrm{I}_{\mathrm{d}}=0.05 \mathrm{~mA}$ | - | 2 | 30 | $\mathrm{K} \Omega$ |
| $\mathrm{I}_{\text {LEAK }}$ | Input Leakage Current | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{cc}}$ | -1 | - | 1 | $\mu \mathrm{A}$ |
| Ipup | Pull Up MOS Current | $\mathrm{V}_{\mathrm{cc}}=3 \mathrm{~V}$ | -10 | -50 | -120 | $\mu \mathrm{A}$ |

## DC Characteristics

$\left(\mathrm{TA}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{Cc}}=4.5 \mathrm{~V}-5.5 \mathrm{~V}\right)$

| Symbol | Characteristics | Test Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{cc}}$ | Operating Voltage | - | 4.5 | - | 5.5 | V |
| $\mathrm{V}_{\text {LCD }}$ | LCD Voltage | $\mathrm{V}_{\mathrm{cc}}-\mathrm{V} 5$ | 3.0 | - | 10.0 | V |
| Icc | Power Supply Current | $\begin{gathered} \mathrm{fosc}=270 \mathrm{KHz} \\ \mathrm{~V}_{\mathrm{Cc}}=5.0 \mathrm{~V} \end{gathered}$ | - | 0.2 | 0.5 | mA |
| $\mathrm{V}_{\mathrm{H}+1}$ | Input High Voltage (Except OSC1) | - | 0.7Vcc | - | $\mathrm{V}_{\mathrm{cc}}$ | V |
| $\mathrm{V}_{\text {LL }}$ | Input Low Voltage (Except OSC1) | - | -0.3 | - | 0.6 | V |
| $\mathrm{V}_{1+2}$ | Input High Voltage (OSC1) | - | $\mathrm{V}_{\mathrm{cc}}-1$ | - | $\mathrm{V}_{\mathrm{cc}}$ | V |
| $\mathrm{V}_{\mathrm{LL} 2}$ | Input Low Voltage (OSC1) | - | - | - | 1.0 | V |
| $\mathrm{V}_{\text {OH1 }}$ | Output High Voltage (DB0 - DB7) | $\mathrm{I}_{\text {OH }}=-0.1 \mathrm{~mA}$ | 3.9 | - | $\mathrm{V}_{\mathrm{cc}}$ | V |
| $\mathrm{V}_{\text {OL1 }}$ | Output Low Voltage (DB0 - DB7) | $\mathrm{l}_{\mathrm{OL}}=0.1 \mathrm{~mA}$ | - | - | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH} 2}$ | Output High Voltage (Except DB0 - DB7) | $\mathrm{I}_{\mathrm{OH}}=-0.04 \mathrm{~mA}$ | $0.9 \mathrm{~V}_{\text {cc }}$ | - | $\mathrm{V}_{\mathrm{cc}}$ | V |
| $\mathrm{V}_{\mathrm{OL} 2}$ | Output Low Voltage (Except DB0 - DB7) | $\mathrm{l}_{\mathrm{oL}}=0.04 \mathrm{~mA}$ | - | - | $0.1 \mathrm{~V}_{\mathrm{cc}}$ | V |
| $\mathrm{R}_{\text {com }}$ | Common Resistance | $\mathrm{V}_{\mathrm{LCD}}=4 \mathrm{~V}, \mathrm{I}_{\mathrm{d}}=0.05 \mathrm{~mA}$ | - | 2 | 20 | $\mathrm{K} \Omega$ |
| $\mathrm{R}_{\text {SEG }}$ | Segment Resistance | $\mathrm{V}_{\mathrm{LCD}}=4 \mathrm{~V}, \mathrm{I}_{\mathrm{d}}=0.05 \mathrm{~mA}$ | - | 2 | 30 | $\mathrm{K} \Omega$ |
| $\mathrm{I}_{\text {LEAK }}$ | Input Leakage Current | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{cc}}$ | -1 | - | 1 | $\mu \mathrm{A}$ |
| $I_{\text {Pup }}$ | Pull Up MOS Current | $\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V}$ | -50 | -110 | -180 | $\mu \mathrm{A}$ |

## LCD Frame Frequency

- Assume the oscillation frequency is $270 \mathrm{KHZ}, 1$ clock cycle time $=3.7$ us, $1 / 16$ duty; $1 / 5$ bias, 1 frame $=3.7$ us $\times 200 \times 16=11840$ us $=11.8 \mathrm{~ms}(84.7 \mathrm{~Hz})$

- Assume the oscillation frequency is $270 \mathrm{KHZ}, 1$ clock cycle time $=3.7 \mathrm{us}, 1 / 11$ duty; $1 / 4$ bias, 1 frame $=3.7 \mathrm{us} \times 400 \times 11=16280 \mathrm{us}=16.3 \mathrm{~ms}(61.3 \mathrm{~Hz})$

- Assume the oscillation frequency is $270 \mathrm{KHZ}, 1$ clock cycle time $=3.7$ us, $1 / 8$ duty; $1 / 4$ bias, 1 frame $=$ 3.7 us $\times 400 \times 8=11840 u s=11.8 \mathrm{~ms}(84.7 \mathrm{~Hz})$

- I/O Pad Configuration


1. $5 x 8$ dots, 8 characters $x 1$ line ( $1 / 4$ bias, $1 / 8$ duty)

2. $5 \times 11$ dots, 8 characters $\times 1$ line (1/4 bias, $1 / 11$ duty)

3. $5 \times 8$ dots, 8 characters $\times 2$ line ( $1 / 5$ bias, $1 / 16$ duty)

4. $5 \times 8$ dots, 16 characters $\times 1$ line ( $1 / 5$ bias, $1 / 16$ duty)


## ■ Application Circuit



