# Crystalfontz America, Inc. 

## CUSTOMER :

MODULE NO.:
CFAG12232D-NYG-N

| SALES BY | APPROVED BY | CHECKED BY | PREPARED BY |
| :---: | :--- | :--- | :--- |
|  |  |  |  |
|  |  |  |  |
| ISSUED DATE: |  |  |  |

Crystalfontz America, Inc.
12412 East Saltese Avenue
Spokane Valley, WA 99216-0357
Phone: (888) 206-9720
Fax: (509) 892-1203
Email: techinfo@crystalfontz.com
URL: www.crystalfontz.com

## Contents

1.Module Classification Information
2.Precautions in use of LCD Modules
3.General Specification
4.Absolute Maximum Ratings
5.Electrical Characteristics
6.Optical Characteristics
7.Interface Description
8.Contour Drawing \& Block Diagram
9.Function Description
10.Commands Description
11.Timing Characteristics
12.Quality Assurance
13.Relability

## 1.Module Classification Information

$\frac{\mathrm{CFA}}{\text { (1) }} \frac{\mathrm{G}}{\text { (2) }} \frac{12232}{\text { (3) }} \quad \underline{\mathrm{D}}-\frac{\mathrm{NYG}}{\text { (5) (6) (7) }}-\frac{\mathrm{N}}{\text { (8) }}$

| (1) | Brand : CRYSTALFONTZ AMERICA, INCORPORATED |  |  |
| :--- | :--- | :--- | :--- |$|$| (2) |
| :--- |
| Display Type : H $\rightarrow$ Character Type, G $\rightarrow$ Graphic Type |

## 2.Precautions in use of LCD Modules

(1)Avoid applying excessive shocks to the module or making any alterations or modifications to it.
(2)Don't make extra holes on the printed circuit board, modify its shape or change the components of LCD module.
(3)Don't disassemble the LCM.
(4)Don't operate it above the absolute maximum rating.
(5)Don't drop, bend or twist LCM.
(6)Soldering: only to the I/O terminals.
(7)Storage: please storage in anti-static electricity container and clean environment.

## 3.General Specification

| Item | Dimension | Unit |
| :--- | :--- | :---: |
| Number of Characters | $122 \times 32$ | - |
| Module dimension | $59.0 \times 29.3 \times 5.5(\mathrm{MAX})$ | mm |
| View area | $52.0 \times 15.0$ | mm |
| Active area | $45.72 \times 11.97$ | mm |
| Dot size | $0.345 \times 0.345$ | mm |
| Dot pitch | $0.375 \times 0.375$ | mm |
| LCD type | STN, Positive, Reflective, Yellow Green |  |
| Duty | $1 / 32$ |  |
| View direction | 6 o'clock |  |
| Backlight Type | Led Edge ,Yellow Green(Internal Power) |  |

## 4.Absolute Maximum Ratings

| Item | Symbol | Min | Typ | Max | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Operating Temperature | $\mathrm{T}_{\mathrm{OP}}$ | -20 | - | +70 |  |
| Storage Temperature | $\mathrm{T}_{\mathrm{ST}}$ | -30 | - | +80 |  |
| Input Voltage | $\mathrm{V}_{\mathrm{I}}$ | 0 | - | $\mathrm{V}_{\mathrm{DD}}$ | V |
| Supply Voltage For Logic | $\mathrm{V}_{\mathrm{DD}}$ | 0 | - | 6.7 | V |
| Supply Voltage For LCD | $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{LCD}}$ | 0 | - | -10 | V |
| Supply Voltage For LCD | $\mathrm{VEE}^{\|c\|}$ |  | - | NC |  |

## 5.Electrical Characteristics

| Item | Symbol | Condition | Min | Typ | Max | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage For Logic | VDD-VSS | - | 2.7 |  | 5.5 | V |
| Supply Voltage For LCD | VDD-VO | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | - | 4.3 | - | V |
|  |  | $\mathrm{Ta}=+70^{\circ} \mathrm{C}$ | 4.0 | - | - | V |
| V |  |  |  |  |  |  |
|  |  | - | 0.7 VDD | - | VDD | V |
| Input High Volt. | VIH | - | - | 4.6 |  |  |
| Input Low Volt. | VIL | - | 0 | - | 0.3 VDD | V |
| Output High Volt. | VOH | - | 2.4 | - | - | V |
| Output Low Volt. | VOL | - | - | - | 0.4 | V |
| Supply Current | IDD | - | - | 0.5 | 1.5 | mA |

## 6.Optical Characteristics

| Item | Symbol | Condition | Min | Typ | Max | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| View Angle | $(\mathrm{V}) \theta$ | $\mathrm{CR} \geqq 2$ | 10 | - | 105 | deg |
|  | $(\mathrm{H}) \varphi$ | $\mathrm{CR} \geqq 2$ | -30 | - | 30 | deg |
|  | CR | - |  | 3 | - | - |
| Response Time | T rise | - | - | 100 | 150 | ms |
|  | T fall | - | - | 100 | 150 | ms |

## Definition of Operation Voltage (Vop)

Definition of Response Time ( $\mathbf{T r}$, Tf )


## Conditions :

Operating Voltage : Vop Viewing Angle $(\theta, \varphi): 0^{\circ}, 0^{\circ}$
Frame Frequency : 64 HZ Driving Waveform : $1 / \mathrm{N}$ duty , $1 / \mathrm{a}$ bias


## 7.Interface Description

| Pin No. | Symbol | Level | Description |
| :--- | :--- | :--- | :--- |
| 1 | $\overline{\text { VLED }}$ | 0 V | B/L Selected |
| 2 | $\mathrm{~V}_{\text {ss }}$ | 0 V | Ground |
| 3 | V dd $^{2}$ | 5 V | Power supply for logic(Option : VO add -3.0V) |
| (option:3V) |  |  |  |
| 4 | Vo | (Variable) | Operating voltage for LCD |
| 5 | A0 | H/L | H : Data L : Instruction |
| 6 | E1 | H/L | Chip select signal for IC1 ( left 61*32 dots ) active "H" |
| 7 | E2 | H/L | Chip select signal for IC2 ( right 61*32 dots ) active "H" |
| 8 | DB0 | H/L | Data bus |
| 9 | DB1 | H/L | Data bus |
| 10 | DB2 | H/L | Data bus |
| 11 | DB3 | H/L | Data bus |
| 12 | DB4 | H/L | Data bus |
| 13 | DB5 | H/L | Data bus |
| 14 | DB6 | H/L | Data bus |
| 15 | DB7 | H/L | Data bus |
| 16 | R/W | H/L | H : Read ; L : Write |

## 8.Contour Drawing \& Block Diagram



## 9.Function Description

## Block Diagram

This $122 \times 32$ dots LCD Module built in two SED 1520 LSI controller.


## MPU interface

The SED 1520 controller transfers data via 8-bit bidirecional data buses (Do to D7), it can fit any MPU if it corresponds to SED 1520 Read and Write Timing Characteristics.

## Data transfer

The SED1520 driver uses the A0, E and R/W signals to transfer data between the system MPU and internal registers, The combinations used are given in the table below.

| A0 | R/W | Function |
| :--- | :--- | :--- |
| 1 | 1 | Read display data |
| 1 | 0 | Write display data |
| 0 | 1 | Read status |
| 0 | 0 | Write to internal register (command) |

## Busy flag

When the Busy flag is logical 1, the SED1520 series is executing its internal operations. Any command other than Status Read is rejected during this time. The Busy flag is output at pin D7 by the Status Read command. If an appropriate cycle time ( $\mathrm{t}_{\mathrm{CYC}}$ ) is given, this flag needs not be checked at the beginning of each command and, therefore, the MPU processing capacity can greatly be enhanced.

## Display Start Line and Line Count Registers

The contents of this register form a pointer to a line of data in display data RAM corresponding to the first line of the display (COM0), and are set by the Display Start Line command.

## Column Address Counter

The column address counter is a 7-bit presentable counter that supplies the column address for MPU access to the display data RAM. See Figure 1. The counter is incremented by one every time the driver receives a Read or Write Display Data command. Addresses above 50H are invalid, and the counter will not increment past this value. The contents of the column address counter are set with the Set Column Address command.

## Display Data RAM

The display data RAM stores the LCD display data, on a 1-bit per pixel basis. The relation-ship between display data, display address and the display is shown in Figure 1

## Page Register

The page register is a 2-bit register that supplies the page address for MPU access to the display data RAM. See Figure 1. The contents of the page register are set by the Set Page Register command.

Figure 1. Display Data RAM Address


The 122*32 dots display area is consisted $261 * 32$,The inyerface pin CS1 enable the left $61 * 32$ ,CS2 enable the right $61 * 32$ dots.

## 10.Commands Descriptions

## Summary

| Command | Code |  |  |  |  |  |  |  |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | A0 | RD | WR | $\mathrm{D}_{7}$ | D 6 | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ |  |
| Display ON/OFF | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0/1 | $\begin{aligned} & \text { Turns display on or off. } \\ & 1: \mathrm{ON}, 0: \text { OFF } \end{aligned}$ |
| Display start line | 0 | 1 | 0 | 1 | 1 | 0 |  |  |  |  |  | Specifies RAM line corresponding to top line of display. |
| Set page address | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | Page | to 3) | Sets display RAM page in page address register. |
| Set column (segment) address | 0 | 1 | 0 | 0 |  | Colum | addres | (0 | o 79 |  |  | Sets display RAM column address in column address register. |
| Read status | 0 | 0 | 1 | Busy | ADC | ON/OFF | Reset | 0 | 0 | 0 | 0 | Reads the following status: |
| Write display data | 1 | 1 | 0 | Write data |  |  |  |  |  |  |  | Writes data from data bus into display RAM. |
| Read display data | 1 | 0 | 1 | Read data |  |  |  |  |  |  |  | Reads data from display RAM into data bus. |
| Select ADC | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0/1 | 0:CW output, 1:CCW output |
| Statis drive ON/OFF | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0/1 | Selects static driving operation. <br> 1:Static drive, 0 :Normal driving |
| Select duty | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0/1 | $\begin{aligned} & \text { Selects LCD duty cycle } \\ & 1: 1 / 32,0: 1 / 16 \end{aligned}$ |
| Read-Modify-Write | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | Read-modify-write ON |
| End | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | Read-modify-write OFF |
| Reset | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | Software reset |

Table 1
Table 1 is the command table. The SED 1520 series identifies a data bus using a combination of A0 and R/W (RD or WR) signals. As the MPU translates a command in the internal timing only (independent from the external clock), its speed is very high. The busy check is usually not required.

## Display ON/OFF

| $\mathrm{A}_{0}$ | $\mathrm{R} / \mathrm{W}$ | $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | D |

AEH, AFH
This command turns the display on and off.
$\mathrm{D}=1$ : Display ON
$\mathrm{D}=0$ : Display OFF

## Display Start Line

This command specifies the line address shown in Figure 1 and indicates the display line that corresponds to COM0. The display area begins at the specified line address and continues in the line address increment direction. This area having the number of lines of the specified display duty is displayed. If the line address is changed dynamically by this command, the vertical smooth scrolling and paging can be used.

| $\mathrm{A}_{0}$ | $\mathrm{R} / \mathrm{W}$ | $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | 1 | 0 | $\mathrm{~A}_{4}$ | $\mathrm{~A}_{3}$ | $\mathrm{~A}_{2}$ | $\mathrm{~A}_{1}$ | $\mathrm{~A}_{0}$ |

This command loads display start line register.

| $\mathrm{A}_{4}$ | $\mathrm{~A}_{3}$ | $\mathrm{~A}_{2}$ | $\mathrm{~A}_{1}$ | $\mathrm{~A}_{0}$ | Line Address |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 0 | 1 | 1 |
|  |  | $:$ |  |  | $:$ |
|  |  |  |  |  | $:$ |
|  |  | $:$ |  |  | 31 |

See Figure 1.

## Set Page Address

This command specifies the page address that corresponds to the low address of the display data RAM when it is accessed by the MPU. Any bit of the display data RAM can be accessed when its page address and column address are specified. The display status is not changed even when the page address is changed.

| $\mathrm{A}_{0}$ | $\mathrm{R} / \mathrm{W}$ | $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | $\mathrm{~A}_{1}$ | $\mathrm{~A}_{0}$ |

## B8H to BBH

This command loads the page address register.

| $\mathrm{A}_{1}$ | $\mathrm{~A}_{0}$ | Page |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 2 |
| 1 | 1 | 3 |

## See Figure 1

## Set Column Address

This command specifies a column address of the display data RAM. When the display data RAM is accessed by the MPU continuously, the column address is incremented by 1 each time it is accessed from the set address. Therefore, the MPU can access to data continuously.
The column address stops to be incremented at address 80 , and the page address is not changed continuously.

| $\mathrm{A}_{0}$ | $\mathrm{R} / \mathrm{W}$ | $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | $\mathrm{~A}_{6}$ | $\mathrm{~A}_{5}$ | $\mathrm{~A}_{4}$ | $\mathrm{~A}_{3}$ | $\mathrm{~A}_{2}$ | $\mathrm{~A}_{1}$ | $\mathrm{~A}_{0}$ |$\quad 00 \mathrm{H}$ to 4 FH

This command loads the column address register.

| $\mathrm{A}_{6}$ | $\mathrm{~A}_{5}$ | $\mathrm{~A}_{4}$ | $\mathrm{~A}_{3}$ | $\mathrm{~A}_{2}$ | $\mathrm{~A}_{1}$ | $\mathrm{~A}_{0}$ | Column Address |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
|  |  |  | $:$ |  |  |  | $:$ |
|  |  |  |  |  |  |  |  |
|  |  |  | $:$ |  |  |  | $:$ |
| 1 | 0 | 0 | 1 | 1 | 1 | 1 | 79 |

## Read Status

| $\mathrm{A}_{0}$ | $\mathrm{R} / \mathrm{W}$ | $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | BUSY | ADC | ON/OFF | RESET | 0 | 0 | 0 | 0 |

Reading the command I/O register ( $\mathrm{A} 0=0$ ) yields system status information.
-The busy bit indicates whether the driver will accept a command or not.
Busy $=1$ : The driver is currently executing a command or is resetting. No new command will be accepted.
Busy $=0$ : The driver will accept a new command.
$\cdot$ The ADC bit indicates the way column addresses are assigned to segment drivers.
$\mathrm{ADC}=1$ : Normal. Column address $\mathrm{n} \rightarrow$ segment driver n .
$\mathrm{ADC}=0$ : Inverted. Column address $79-\mathrm{u} \rightarrow$ segment driver u .
-The ON/OFF bit indicates the current status of the display.
It is the inverse of the polarity of the display ON/OFF command.
ON/OFF=1: Display OFF
ON/OFF=0: Display ON
-The RESET bit indicates whether the driver is executing a hardware or software reset or if it is in normal operating mode.
RESET $=1$ : Currently executing reset command.
RESET=0: Normal operation

## Write Display Data

| $\mathrm{A}_{0}$ | R/W | $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | Write data |  |  |  |  |  |  |  |

Writes 8-bits of data into the display data RAM, at a location specified by the contents of the column address and page address registers and then increments the column address register by one.

## Read Display Data

| $\mathrm{A}_{0}$ | R/W | $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | Read data |  |  |  |  |  |  |  |

Read 8-bits of data from the data I/O latch, updates the contents of the I/O latch with display data from the display data RAM location specified by the contents of the column address and page address registers and then increments the column address register.
After loading a new address into the column address register one dummy read is required before valid data is obtained.

## Select ADC

| $\mathrm{A}_{0}$ | $\mathrm{R} / \mathrm{W}$ | $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | D |

## AOH A1H

This command selects the relationship between display data RAM column addresses and segment drivers.
$\mathrm{D}=1$ : SEG $0 \leftarrow$ column address $4 \mathrm{FH}, \ldots \ldots$. (inverted)
$\mathrm{D}=0$ : SEGO $\leftarrow$ column address $00 \mathrm{H}, \ldots \ldots$.(normal)
This command is provided to reduce restrictions on the placement of driver ICs and routing of traces during printed circuit board design. See Figure 1 for a table of segments and column addresses for the two values of D.

## Static Drive ON/OFF

| $\mathrm{A}_{0}$ | $\mathrm{R} / \mathrm{W}$ | $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | $D$ |

A4H A5H

Forces display on and all common outputs to be selected.
$\mathrm{D}=1$ : Static drive on
$\mathrm{D}=0$ : Static drive off

## Select Duty

| $\mathrm{A}_{0}$ | $\mathrm{R} / \mathrm{W}$ | $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | D |

This command sets the duty cycle of the LCD drive, Please set $\mathrm{D}=1$, LCD duty cycle is $1 / 32$ duty.

## Read-Modify-Write

| $\mathrm{A}_{0}$ | $\mathrm{R} / \mathrm{W}$ | $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |

This command defeats column address register auto-increment after data reads. The current contents of the column address register are saved. This mode remains active until an End command is received.
-Operation sequence during cursor display
When the End command is entered, the column address is returned to the one used during input of Read-Modify-Write command. This function can reduce the load of MPU when data change is repeated at a specific display area (such as cursor blinking).

* Any command other than Data Read or Write can be used in the Read-Modify-Write mode. However, the Column Address Set command cannot be used.



## End

| $\mathrm{A}_{0}$ | $\mathrm{R} / \mathrm{W}$ | $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 |

## EEH

This command cancels read-modify-write mode and restores the contents of the column address register to their value prior to the receipt of the Read-Modify-Write command.


## Reset

| $\mathrm{A}_{0}$ | $\mathrm{R} / \mathrm{W}$ | $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 |
| E2H |  |  |  |  |  |  |  |  |  |

This command clears

- the display start line register.
- And set page address register to 3 page.

It does not affect the contents of the display data RAM.
When the power supply is turned on, a Reset signal is entered in the RES pin. The Reset command cannot be used instead of this Reset signal.

## 11.Timing Characteristics

MPU Bus Read/Write II (68-family MPU)

$\mathrm{Ta}=-20$ to 75 deg. $\mathrm{C}, \mathrm{V}_{\mathrm{dd}}=5 \mathrm{~V} \pm 10$ unless stated otherwise

| Parameter | Symbol | Condition | Rating |  | Unit | Signal |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  | Max. |  |  |  |
| System cycle time | $\mathrm{t}_{\mathrm{CYC} 6}$ | - | 1000 | - | ns |  |
| Address setup time | $\mathrm{t}_{\mathrm{AW} 6}$ | - | 20 | - | ns | A0,R/W |


| Parameter |  | Symbol | Condition | Rat |  | Unit | Signal |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address hold time |  | $\mathrm{t}_{\text {AH6 }}$ | - | 10 | - | ns |  |
| Data setup t |  | $\mathrm{t}_{\text {DS6 }}$ | - | 80 | - | ns | D0 to D7 |
| Data hold time |  | $\mathrm{t}_{\text {DH6 }}$ | - | 10 | - | ns |  |
| Output disable time |  | $\mathrm{t}_{\mathrm{OH} 6}$ | $\mathrm{CL}=100 \mathrm{pF}$ | 10 | 60 | ns |  |
| Access time |  | $\mathrm{t}_{\text {ACC6 }}$ |  | - | 90 | ns |  |
| Enable | Read | $\mathrm{t}_{\text {EW }}$ | - | 100 | - | ns | CS |
| pulsewidth | Write |  | - | 80 | - | ns |  |
| Rise and fall time |  | $\mathrm{tr}, \mathrm{tf}$ | - | - | 15 | ns | - |

$\left(\mathrm{V}_{\mathrm{dd}}=2.7\right.$ to $4.5 \mathrm{~V}, \mathrm{Ta}=-20$ to $\left.+75^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Condition | Rating |  | Unit | Signal |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |  |
| System cycle time | $\mathrm{t}_{\text {CYC6 }}$ | - | 2000 | - | ns | A0,R/W |
| Address setup time | $\mathrm{t}_{\text {AW6 }}$ | - | 40 | - | ns |  |
| Address hold time | $\mathrm{t}_{\text {AH6 }}$ | - | 20 | - | ns |  |
| Data setup time | $\mathrm{t}_{\text {DS } 6}$ | - | 160 | - | ns | D0 to D7 |
| Data hold time | $\mathrm{t}_{\text {DH6 }}$ | - | 20 | - | ns |  |
| Output disable time | $\mathrm{t}_{\text {OH6 }}$ | CL=100pF | 20 | 120 | ns |  |
| Access time | $\mathrm{t}_{\mathrm{ACC} 6}$ |  | - | 180 | ns |  |


| Parameter |  | Symbol | Condition | Rating | Unit | Signal |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Enable | Read |  | - | 200 | - | ns |  |
|  |  |  |  | tew | - | 160 | - |
|  | Write |  | - | ns |  |  |  |
| Rise annd fall time | tr, tf | - | - | 15 | ns | - |  |

## 12.Quality Assurance

Screen Cosmetic Criteria

| No. | Defect | Judgment Criterion | Partition |
| :---: | :---: | :---: | :---: |
| 1 | Spots | A)Clear <br> Note: Including pin holes and defective dots which must be within one pixel size. <br> B)Unclear | Minor |
| 2 | Bubbles in Polarize |  | Minor |
| 3 | Scratch | In accordance with spots cosmetic criteria. When the light reflects on the panel surface, the scratches are not to be remarkable. | Minor |
| 4 | Allowable Density | Above defects should be separated more than 30 mm each other. | Minor |
| 5 | Coloration | Not to be noticeable coloration in the viewing area of the LCD panels. <br> Back-light type should be judged with back-light on state only. | Minor |

## 13.Reliability

Content of Reliability Test

| Environmental Test |  |  |  |
| :---: | :---: | :---: | :---: |
| Test Item | Content of Test | Test Condition | Applicable <br> Standard |
| High Temperature storage | Endurance test applying the high storage temperature for a long time. | $80^{\circ} \mathrm{C}$ <br> 200hrs | - |
| Low Temperature storage | Endurance test applying the high storage temperature for a long time. | $\begin{aligned} & -30^{\circ} \mathrm{C} \\ & 200 \mathrm{hrs} \end{aligned}$ |  |
| High Temperature Operation | Endurance test applying the electric stress (Voltage \& Current) and the thermal stress to the element for a long time. | $\begin{aligned} & 70^{\circ} \mathrm{C} \\ & 200 \mathrm{hrs} \end{aligned}$ | - |
| Low Temperature Operation | Endurance test applying the electric stress under low temperature for a long time. | $\begin{aligned} & -20^{\circ} \mathrm{C} \\ & 200 \mathrm{hrs} \end{aligned}$ | - |
| High Temperature/ <br> Humidity Storage | Endurance test applying the high temperature and high humidity storage for a long time. | $\begin{aligned} & 80^{\circ} \mathrm{C}, 90 \% \mathrm{RH} \\ & 96 \mathrm{hrs} \end{aligned}$ | - |
| High Temperature/ <br> Humidity Operation | Endurance test applying the electric stress (Voltage \& Current) and temperature / humidity stress to the element for a long time. | $\begin{aligned} & 70^{\circ} \mathrm{C}, 90 \% \mathrm{RH} \\ & 96 \mathrm{hrs} \end{aligned}$ | - |
| Temperature Cycle | Endurance test applying the low and high temperature cycle. | $\begin{aligned} & -30^{\circ} \mathrm{C} / 80^{\circ} \mathrm{C} \\ & 10 \text { cycles } \end{aligned}$ | - |
| Mechanical Test |  |  |  |
| Vibration test | Endurance test applying the vibration during transportation and using. | $\begin{aligned} & 10 \sim 22 \mathrm{~Hz} \rightarrow 1.5 \mathrm{mmp}-\mathrm{p} \\ & 22 \sim 500 \mathrm{~Hz} \rightarrow 1.5 \mathrm{G} \\ & \text { Total } 0.5 \mathrm{hrs} \end{aligned}$ | - |
| Shock test | Constructional and mechanical endurance test applying the shock during transportation. | 50G Half sign wave 11 msedc <br> 3 times of each direction | - |
| Atmospheric pressure test | Endurance test applying the atmospheric pressure during transportation by air. | $\begin{aligned} & 115 \mathrm{mbar} \\ & 40 \mathrm{hrs} \end{aligned}$ | - |
| Others |  |  |  |
| Static electricity test | Endurance test applying the electric stress to the terminal. | $\begin{aligned} & \mathrm{VS}=800 \mathrm{~V}, \mathrm{RS}=1.5 \mathrm{k} \Omega \\ & \mathrm{CS}=100 \mathrm{pF} \\ & 1 \text { time } \end{aligned}$ | - |

$* * *$ Supply voltage for logic system $=5 \mathrm{~V}$. Supply voltage for LCD system $=$ Operating voltage at $25^{\circ} \mathrm{C}$

