Crystalfontz America, Inc.

CUSTOMER

MODULE NO.: CFAG12232D-NYG-N

SALES BY	APPROVED BY	CHECKED BY	PREPARED BY
ISSUED DATE:			

Crystalfontz America, Inc.

12412 East Saltese Avenue Spokane Valley, WA 99216-0357

Phone: (888) 206-9720 Fax: (509) 892-1203 Email: <u>techinfo@crystalfontz.com</u> URL: <u>www.crystalfontz.com</u>

Contents

- 1. Module Classification Information
- 2.Precautions in use of LCD Modules
- **3.General Specification**
- 4. Absolute Maximum Ratings
- **5.**Electrical Characteristics
- 6.Optical Characteristics
- 7.Interface Description
- 8.Contour Drawing & Block Diagram
- 9. Function Description
- 10.Commands Description
- 11. Timing Characteristics
- 12. Quality Assurance
- 13.Relability

1.Module Classification Information

<u>(</u>	$\frac{\text{CFA} G}{2} \xrightarrow{12232}$	2 <u>D</u> - <u>NYG</u> - <u>N</u>									
1	Brand : CRYSTALFONTZ AMERICA, INCORPORATED										
2	Display Type : $H \rightarrow$ Character Type, $G \rightarrow$ Graphic Type										
3	Display's logical dimensions: 122 pixels by 32 pixles										
4	Model serials no.: D										
5	$N \rightarrow Without backlight$										
	Backlight Type :	B→EL, Blue green	A→LED, Amber								
		D→EL, Green	$R \rightarrow LED$, Red								
		W→EL, White	$O \rightarrow LED$, Orange								
		$F \rightarrow CCFL$, White	$G \rightarrow LED$, Green								
		Y→LED, Yellow Green									
6		B→TN Positive, Gray	T→FSTN Negative								
	LCD Mode :	J→TN Negative,									
		G→STN Positive, Gray									
		Y→STN Positive, Yellow Gre	en								
		M→STN Negative, Blue									
		F→FSTN Positive									
\bigcirc	LCD Polarize	A→Reflective, N.T, 6:00	H→Transflective, W.T,6:00								
	Type/ Temperature	D→Reflective, N.T, 12:00	K→Transflective, W.T,12:00								
	range/ View	G→Reflective, W. T, 6:00	C→Transmissive, N.T,6:00								
	direction	J→Reflective, W. T, 12:00	F→Transmissive, N.T,12:00								
		B→Transflective, N.T,6:00	I→Transmissive, W. T, 6:00								
		$E \rightarrow Transflective, N.T.12:00$	L→Transmissive, W.T,12:00								
8	Special Code	N : Without negative voltage									

2.Precautions in use of LCD Modules

- (1)Avoid applying excessive shocks to the module or making any alterations or modifications to it.
- (2)Don't make extra holes on the printed circuit board, modify its shape or change the components of LCD module.
- (3)Don't disassemble the LCM.
- (4)Don't operate it above the absolute maximum rating.
- (5)Don't drop, bend or twist LCM.
- (6)Soldering: only to the I/O terminals.
- (7)Storage: please storage in anti-static electricity container and clean environment.

3.General Specification

Item	Dimension	Unit
Number of Characters	122 x 32	-
Module dimension	59.0 x 29.3 x 5.5(MAX)	mm
View area	52.0 x 15.0	mm
Active area	45.72 x 11.97	mm
Dot size	0.345 x 0.345	mm
Dot pitch	0.375 x 0.375	mm
LCD type	STN, Positive, Reflective, Yellow Green	
Duty	1/32	
View direction	6 o'clock	
Backlight Type	Led Edge ,Yellow Green(Internal Power)	

4.Absolute Maximum Ratings

Item	Symbol	Min	Тур	Max	Unit
Operating Temperature	T _{OP}	-20	-	+70	
Storage Temperature	T _{ST}	-30	-	+80	
Input Voltage	VI	0	-	V _{DD}	V
Supply Voltage For Logic	V _{DD}	0	-	6.7	V
Supply Voltage For LCD	V_{DD} - V_{LCD}	0	-	-10	V
Supply Voltage For LCD	VEE	-	NC		V

5.Electrical Characteristics

Item	Symbol	Condition	Min	Тур	Max	Unit
Supply Voltage For Logic	VDD-VSS	-	2.7		5.5	V
		Ta=-20°C	-	-	4.6	V
Supply Voltage For LCD	VDD-VO	Ta=25°C	-	4.3	-	V
		Ta=+70°C	4.0	-	-	V
Input High Volt.	VIH	-	0.7VDD	-	VDD	V
Input Low Volt.	VIL	-	0	-	0.3VDD	V
Output High Volt.	VOH	-	2.4	-	-	V
Output Low Volt.	VOL	-	-	-	0.4	V
Supply Current	IDD	-	-	0.5	1.5	mA

6.Optical Characteristics

Item	Symbol	Condition	Min	Тур	Max	Unit
View Angle	(V)θ	CR≧2	10	-	105	deg
view Angle	(H) φ	CR≧2	-30	-	30	deg
Contrast Ratio	CR	-		3	-	-
Response Time	T rise	-	-	100	150	ms
	T fall	-	-	100	150	ms

Definition of Operation Voltage (Vop)



Definition of Response Time (Tr, Tf)



Conditions :

Operating Voltage : Vop

Viewing Angle(θ , ϕ): 0°, 0°

Frame Frequency : 64 HZ $\,$ Driving Waveform : 1/N duty , 1/a bias



7.Interface Description

Pin No.	Symbol	Level	Description
1	VLED	0V	B/L Selected
2	V_{ss}	0V	Ground
3	V_{dd}	5V	Power supply for logic(Option : VO add -3.0V)
		(option:3V)	
4	Vo	(Variable)	Operating voltage for LCD
5	A0	H/L	H : Data L : Instruction
6	E1	H/L	Chip select signal for IC1 (left 61*32 dots) active "H"
7	E2	H/L	Chip select signal for IC2 (right 61*32 dots) active "H"
8	DB0	H/L	Data bus
9	DB1	H/L	Data bus
10	DB2	H/L	Data bus
11	DB3	H/L	Data bus
12	DB4	H/L	Data bus
13	DB5	H/L	Data bus
14	DB6	H/L	Data bus
15	DB7	H/L	Data bus
16	R/W	H/L	H : Read ; L : Write

8.Contour Drawing & Block Diagram



9.Function Description

Block Diagram

This 122×32 dots LCD Module built in two SED 1520 LSI controller.



MPU interface

The SED 1520 controller transfers data via 8-bit bidirecional data buses (Do to D7), it can fit any MPU if it corresponds to SED 1520 Read and Write Timing Characteristics.

Data transfer

The SED1520 driver uses the A0, E and R/W signals to transfer data between the system MPU and internal registers, The combinations used are given in the table below.

A0	R/W	Function
1	1	Read display data
1	0	Write display data
0	1	Read status
0	0	Write to internal register (command)

Busy flag

When the Busy flag is logical 1, the SED1520 series is executing its internal operations. Any command other than Status Read is rejected during this time. The Busy flag is output at pin D7 by the Status Read command. If an appropriate cycle time (t_{CYC}) is given, this flag needs not be checked at the beginning of each command and, therefore, the MPU processing capacity can greatly be enhanced.

Display Start Line and Line Count Registers

The contents of this register form a pointer to a line of data in display data RAM corresponding to the first line of the display (COM0), and are set by the Display Start Line command.

Column Address Counter

The column address counter is a 7-bit presentable counter that supplies the column address for MPU access to the display data RAM. See Figure 1. The counter is incremented by one every time the driver receives a Read or Write Display Data command. Addresses above 50H are invalid, and the counter will not increment past this value. The contents of the column address counter are set with the Set Column Address command.

Display Data RAM

The display data RAM stores the LCD display data, on a 1-bit per pixel basis. The relation-ship between display data, display address and the display is shown in Figure 1

Page Register

The page register is a 2-bit register that supplies the page address for MPU access to the display data RAM. See Figure 1. The contents of the page register are set by the Set Page Register command.

Figure 1. Display Data RAM Address

Page address		DATA										Line address	Common output
		D0				/	/					00H	COM0
		Dl										01H	COM1
		D2										02H	COM2
D1,D2=		DB										03H	COM3
0,0		D4										04H	COM4
		D5										05H	COM5
		D6										06H	COM6
		D7										07H	COM7
		D0										08H	COM8
		Dl										09H	COM9
		D2										0AH	COM10
0,1		D3										0BH	COM11
		D4										0CH	COM12
		D5										0DH	COM13
		D6										0EH	COM14
		D7										0FH	COM15
		D0										10H	COM16
	Dl										11H	COM17	
	D2										12H	COM18	
1,0	D3										13H	COM19	
	D4										14H	COM20	
		D5										15H	COM21
		D6										16H	COM22
		D7										17H	COM23
		D0										18H	COM24
		Dl										19H	COM25
		D2										1AH	COM26
1,1		D8										1BH	COM27
		D4										1CH	COM28
		D5										1DH	COM29
		D6										1EH	COM30
		D7										1FH	COM31
	Col		D0=	100F	01F	02H	03F	04F	05F	190	<u>3 3 3 4 4 5 1 4 5</u>		
	our				I	-	-		-	I			
	n ac	DC		4F	4E]	4D	4C	4B	4A	49I			
	ldre		s		<u> </u>	Η	Η	H	Η	Ŀ			
	SS		eg pin		2	3	4	S	6	7	80 779 778 61 60 59 59		
											SED1520		
				-							SED1521		

The 122*32 dots display area is consisted 2 61*32,The inyerface pin CS1 enable the left 61*32 ,CS2 enable the right 61*32 dots.

10.Commands Descriptions

Summary

Command						Code					Function			
Command	A0	RD	WR	D ₇	D ₆	D ₅	\mathbf{D}_4	D ₃	\mathbf{D}_2	D ₁	D ₀	Function		
Diaplay ON/OFF	0	1	0	1	0	1	0	1	1	1	0/1	Turns display on or off.		
	0	1	0	1	0	1	0	1	1	1	0/1	1:ON, 0:OFF		
Display start line	0	1	0	1	1	0	Dis	play	start a	addre	SS	Specifies RAM line corresponding to top line of		
Display start line	U	1	U	1	1	0		(0	to 3	1)		display.		
Set page address	0	1	0	1	0	1	1	1	0	Page ((0 to 3)	Sets display RAM page in page address register.		
Set column	0	1	0	0		Colum	addre	ss (0.	to 79)		Sets display RAM column address in column		
(segment) address	Ŭ	1	Ŭ	Ŭ		Colum	r actore.	33 (0		,		address register.		
												Reads the following status:		
												BUSY 1:Busy		
												0:Ready		
												ADC 1:CW output		
Read status	0	0	1	Busy	ADC	ON/OFF	Reset	0	0	0	0	0:CCW output		
												ON/OFF 1:Display off		
												0: Display on		
												RESET 1:Being reset		
												0:Normal		
Write display data	1	1	0			Wr	ite data					Writes data from data bus into display RAM.		
Read display data	1	0	1		i	Rea	ad data			i	i	Reads data from display RAM into data bus.		
Select ADC	0	1	0	1	0	1	0	0	0	0	0/1	0:CW output, 1:CCW output		
Statis drive ON/OFF	0	1	0	1	0	1	0	0	1	0	0/1	Selects static driving operation.		
	Ŭ	1	Ū	1	Ŭ	1	Ū	Ū	1	Ū	0/1	1:Static drive, 0:Normal driving		
Select duty	0	1	0	1	0	1	0	1	0	0	0/1	Selects LCD duty cycle		
Scieet duty	U	1	U	1	0	1	0	1	0	U	0/1	1:1/32, 0:1/16		
Read-Modify-Write	0	1	0	1	1	1	0	0	0	0	0	Read-modify-write ON		
End	0	1	0	1	1	1	0	1	1	1	0	Read-modify-write OFF		
Reset	0	1	0	1	1	1	0	0	0	1	0	Software reset		

Table 1

Table 1 is the command table. The SED 1520 series identifies a data bus using a combination of A0 and R/W (RD or WR) signals. As the MPU translates a command in the internal timing only (independent from the external clock), its speed is very high. The busy check is usually not required.

A ₀	R/W	D_7	D ₆	D ₅	D ₄	D ₃	D_2	D ₁	D ₀
0	0	1	0	1	0	1	1	1	D

AEH, AFH

This command turns the display on and off.

D=1: Display ON

D=0: Display OFF

Display Start Line

This command specifies the line address shown in Figure 1 and indicates the display line that corresponds to COM0. The display area begins at the specified line address and continues in the line address increment direction. This area having the number of lines of the specified display duty is displayed. If the line address is changed dynamically by this command, the vertical smooth scrolling and paging can be used.

A_0	R/W	D_7	D ₆	D ₅	D_4	D ₃	D_2	D_1	D ₀
0	0	1	1	0	A_4	A ₃	A_2	A_1	A_0

This command loads display start line register.

A_4	A ₃	A_2	A_1	A_0	Line Address
0	0	0	0	0	0
0	0	0	0	1	1
		:			:
		:			:
1	1	1	1	1	31

See Figure 1.

Set Page Address

This command specifies the page address that corresponds to the low address of the display data RAM when it is accessed by the MPU. Any bit of the display data RAM can be accessed when its page address and column address are specified. The display status is not changed even when the page address is changed.

A ₀	R/W	D_7	D ₆	D ₅	D ₄	D ₃	D ₂	D_1	D_0
0	0	1	0	1	1	1	0	A_1	A_0

B8H to BBH

This command loads the page address register.

A_1	A_0	Page
0	0	0
0	1	1
1	0	2
1	1	3

See Figure 1

Set Column Address

This command specifies a column address of the display data RAM. When the display data RAM is accessed by the MPU continuously, the column address is incremented by 1 each time it is accessed from the set address. Therefore, the MPU can access to data continuously. The column address stops to be incremented at address 80, and the page address is not changed continuously.

A ₀	R/W	D_7	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	
0	0	0	A ₆	A_5	A4	A ₃	A_2	A_1	A ₀	00H to 4FH

Í	A ₆	A ₅	A_4	A ₃	A ₂	A_1	A ₀	Column Address
I	0	0	0	0	0	0	0	0
	0	0	0	0	0	0	1	1
				:				:
				:				:
	1	0	0	1	1	1	1	79

This command loads the column address register.

Read Status

A ₀	R/W	D ₇	D ₆	D ₅	D ₄	D ₃	D_2	D_1	D_0
0	1	BUSY	ADC	ON/OFF	RESET	0	0	0	0

Reading the command I/O register (A0=0) yields system status information.

The busy bit indicates whether the driver will accept a command or not.

Busy=1: The driver is currently executing a command or is resetting. No new command will be accepted.

Busy=0: The driver will accept a new command.

The ADC bit indicates the way column addresses are assigned to segment drivers.

ADC=1: Normal. Column address n→segment driver n.

ADC=0: Inverted. Column address 79-u→segment driver u.

•The ON/OFF bit indicates the current status of the display.

It is the inverse of the polarity of the display ON/OFF command. ON/OFF=1: Display OFF ON/OFF=0: Display ON

The RESET bit indicates whether the driver is executing a hardware or software reset or if it is

in normal operating mode. RESET=1: Currently executing reset command. RESET=0: Normal operation

Write Display Data

A ₀	R/W	D_7	D ₆	D ₅	D_4	D ₃	D ₂	D_1	D_0
1	0				Write	data			

Writes 8-bits of data into the display data RAM, at a location specified by the contents of the column address and page address registers and then increments the column address register by one.

Read Display Data

A_0	R/W	D_7	D ₆	D ₅	D ₄	D ₃	D_2	D_1	D_0
1	1				Read	data			

Read 8-bits of data from the data I/O latch, updates the contents of the I/O latch with display data from the display data RAM location specified by the contents of the column address and page address registers and then increments the column address register.

After loading a new address into the column address register one dummy read is required before valid data is obtained.

Select ADC

A ₀	R/W	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D_1	D ₀	
0	0	1	0	1	0	0	0	0	D	AOH A1F

This command selects the relationship between display data RAM column addresses and segment drivers.

D=1: SEG0 - column address 4FH,.....(inverted)

D=0: SEGO←column address 00H,.....(normal)

This command is provided to reduce restrictions on the placement of driver ICs and routing of traces during printed circuit board design. See Figure 1 for a table of segments and column addresses for the two values of D.

Static Drive ON/OFF

A ₀	R/W	D_7	D ₆	D ₅	D ₄	D ₃	D ₂	D_1	D_0	
0	0	1	0	1	0	0	1	0	D	A4H A5H

Forces display on and all common outputs to be selected.

D=1: Static drive on

D=0: Static drive off

Select Duty

A ₀	R/W	D_7	D ₆	D ₅	D ₄	D ₃	D ₂	D_1	D ₀
0	0	1	0	1	0	1	0	0	D

This command sets the duty cycle of the LCD drive, Please set D=1, LCD duty cycle is 1/32 duty.

A ₀	R/W	D_7	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	
0	0	1	1	1	0	0	0	0	0	E0H

This command defeats column address register auto-increment after data reads. The current contents of the column address register are saved. This mode remains active until an End command is received.

·Operation sequence during cursor display

When the End command is entered, the column address is returned to the one used during input of Read-Modify-Write command. This function can reduce the load of MPU when data change is repeated at a specific display area (such as cursor blinking).

* Any command other than Data Read or Write can be used in the Read-Modify-Write mode. However, the Column Address Set command cannot be used.



End

A_0	R/W	D_7	D ₆	D ₅	D ₄	D ₃	D ₂	D_1	D ₀	
0	0	1	1	1	0	1	1	1	0	EEF

This command cancels read-modify-write mode and restores the contents of the column address register to their value prior to the receipt of the Read-Modify-Write command.



Reset

A ₀	R/W	D_7	D ₆	D ₅	D ₄	D ₃	D_2	D_1	D ₀	
0	0	1	1	1	0	0	0	1	0	E2H

This command clears

- the display start line register.
- And set page address register to 3 page.

It does not affect the contents of the display data RAM.

When the power supply is turned on, a Reset signal is entered in the RES pin. The Reset command cannot be used instead of this Reset signal.

11.Timing Characteristics

MPU Bus Read/Write II (68-family MPU)



Ta=-20 to 75 deg. C, V_{dd} =5V±10 unless stated otherwise

Daramatar	Symbol	Condition	Rating		Unit	Signal	
	Symbol	Condition	Min.	Max.	UIII	Bigilai	
System cycle time	t _{CYC6}	-	1000	-	ns	A0,R/W	
Address setup time	t _{AW6}	-	20	-	ns		

Parameter		Symbol	Condition	Rating		Unit	Signal	
Address hold time		t _{AH6}	-	10	-	ns		
Data setup time		t _{DS6}	-	80	-	ns		
Data hold time		t _{DH6}	-	10	-	ns	D0 to $D7$	
Output disable time		t _{OH6}		10	60	ns		
Access time		t _{ACC6}	CL=100pF	-	90	ns		
Enable	Read		-	100	-	ns	CS	
pulsewidth	Write	LEW	-	80	-	ns	CS	
Rise and fall time		tr, tf	-	-	15	ns	-	

(V_{dd}=2.7 to 4.5 V, Ta=-20 to +75°C)

Davamatar	Symbol	Condition	Rating		11 :4	Signal	
rarameter			Min.	Max.	Unit		
System cycle time	t _{CYC6}	-	2000	-	ns		
Address setup time	t _{AW6}	-	40	-	ns	A0,R/W	
Address hold time	t _{AH6}	-	20	-	ns		
Data setup time	t _{DS6}	-	160	-	ns		
Data hold time	t _{DH6}	-	20	-	ns	D0 to D7	
Output disable time	t _{OH6}		20	120	ns		
Access time	t _{ACC6}	CL=100pF	-	180	ns		

Parameter		Symbol	Condition	Rating		Unit	Signal
Enable	Read		-	200	-	ns	00
pulsewidth	Write	$t_{\rm EW}$	-	160	-	ns	CS
Rise annd fall time		tr, tf	-	-	15	ns	-

12.Quality Assurance

Screen Cosmetic Criteria

No.	Defect	Judgme	Partition	
		A)Clear		
		Size: d mm	Acceptable Qty in active area	
		d ≦0.1	Disregard	
		0.1 <d≦0.2</d	6	
		0.2 <d≦0.3< td=""><td>2</td><td></td></d≦0.3<>	2	
		0.3 <d< td=""><td>0</td><td></td></d<>	0	
1	Que este	Note: Including pin holes and	defective dots which must be	Maria
1	Spots	within one pixel size.	Minor	
		B)Unclear		
		Size: d mm	Acceptable Qty in active area	
		d ≦0.2	Disregard	
		0.2 <d≦0.5< td=""><td>6</td><td></td></d≦0.5<>	6	
		0.5 <d≦0.7< td=""><td>2</td><td></td></d≦0.7<>	2	
		0.7 <d< td=""><td>0</td><td></td></d<>	0	
		Size: d mm	Acceptable Qty in active area	
		d≦0.3	Disregard	
2	Bubbles in Polarize	0.3 <d≦1.0< td=""><td>3</td><td>Minor</td></d≦1.0<>	3	Minor
		1.0 <d≦1.5< td=""><td>1</td><td></td></d≦1.5<>	1	
		1.5 <d< td=""><td>0</td><td></td></d<>	0	
		In accordance with spots cosr	netic criteria. When the light	
3	Scratch	reflects on the panel surface,	Minor	
		remarkable.		
4	Allowable Density	Above defects should be sepa	Minor	
		Not to be noticeable coloratio	n in the viewing area of the LCD	
5	Coloration	panels.		Minor
		Back-light type should be jud	ged with back-light on state only.	

13.Reliability

Content of Reliability Test

Environmental Test								
Test Item	Content of Test	Test Condition	Applicable Standard					
High Temperature	Endurance test applying the high storage temperature	80°C						
storage	for a long time.	200hrs						
Low Temperature	Endurance test applying the high storage temperature	-30°C						
storage	for a long time.	200hrs						
High Temperature Operation	Endurance test applying the electric stress (Voltage & Current) and the thermal stress to the element for a long time.	70°C 200hrs						
Low Temperature	Endurance test applying the electric stress under low	-20°C						
Operation	temperature for a long time.	200hrs						
High Temperature/	Endurance test applying the high temperature and high	80°C,90%RH						
Humidity Storage	humidity storage for a long time.	96hrs						
High Temperature/ Humidity Operation	Endurance test applying the electric stress (Voltage & Current) and temperature / humidity stress to the element for a long time.	70°C,90%RH 96hrs						
Temperature Cycle	cycle. -30°C 25°C 80°C 30min 5min 30min 1 cycle	-30°C/ 80°C 10 cycles						
Mechanical Test								
Vibration test	Endurance test applying the vibration during transportation and using.	10~22Hz→1.5mmp-p 22~500Hz→1.5G Total 0.5hrs						
Shock test	Constructional and mechanical endurance test applying the shock during transportation.	50G Half sign wave 11 msedc 3 times of each direction						
Atmospheric	Endurance test applying the atmospheric pressure	115mbar						
pressure test	during transportation by air.	40hrs						
Others								
Static electricity test	Endurance test applying the electric stress to the terminal.	VS=800V,RS=1.5kΩ CS=100pF 1 time						

***Supply voltage for logic system=5V. Supply voltage for LCD system =Operating voltage at 25°C