

HT49R50A-1/HT49C50-1/HT49C50L LCD Type 8-Bit MCU

Technical Document

- Tools Information
- FAQs
- Application Note
- HA0017E Controlling the Read/Write Function of the HT24 Series EEPROM Using the HT49 Series MCUs
- HA0024E Using the RTC in the HT49 MCU Series
- HA0025E Using the Time Base in the HT49 MCU Series
- HA0026E Using the I/O Ports on the HT49 MCU Series
- HA0027E Using the Timer/Event Counter in the HT49 MCU Series

Features

- Operating voltage: f_{SYS}=4MHz: 2.2V~5.5V for HT49R50A-1/HT49C50-1 f_{SYS}=8MHz: 3.3V~5.5V for HT49R50A-1/HT49C50-1 f_{SYS}=500kHz: 1.2V~2.2V for HT49C50L
- 8 input lines
- 12 bidirectional I/O lines
- Two external interrupt input
- Two 8-bit programmable timer/event counter with PFD (programmable frequency divider) function
- LCD driver with 33×2, 33×3 or 32×4 segments
- 4K×15 program memory
- 160×8 data memory RAM
- Real Time Clock (RTC)
- 8-bit prescaler for RTC
- Watchdog Timer
- Buzzer output

General Description


The HT49R50A-1/HT49C50-1/HT49C50L are 8-bit, high performance, RISC architecture microcontroller devices specifically designed for a wide range of LCD applications. The mask version HT49C50-1 and HT49C50L are fully pin and functionally compatible with the OTP version HT49R50A-1 device. The HT49C50L is a low voltage version, with the ability to operate at a minimum power supply of 1.2V, making it suitable for single cell battery applications.

- On-chip crystal, RC and 32768Hz crystal oscillator
- HALT function and wake-up feature reduce power consumption
- 6-level subroutine nesting
- Bit manipulation instruction
- 15-bit table read instruction
- Up to $0.5\mu s$ instruction cycle with 8MHz system clock for HT49R50A-1/HT49C50-1
- Up to $8\mu s$ instruction cycle with 500kHz system clock for HT49C50L
- 63 powerful instructions
- All instructions in 1 or 2 machine cycles
- Low voltage reset/detector function for HT49R50A-1/HT49C50-1
- 48-pin SSOP, 100-pin QFP package

The advantages of low power consumption, I/O flexibility, programmable frequency divider, timer functions, oscillator options, HALT and wake-up functions and buzzer driver in addition to a flexible and configurable LCD interface, enhance the versatility of these devices to control a wide range of LCD-based application possibilities such as measuring scales, electronic multimeters, gas meters, timers, calculators, remote controllers and many other LCD-based industrial and home appliance applications.



Block Diagram





Pin Assignment

PA0/BZ 1 48 RES NC 2 PA0/BZ 2 47 OSC1 NC 4 PA1/BZ 2 47 OSC1 NC 4 PA2 3 46 OSC2 NC 6 PA3/PFD 4 45 VDD PA6 7 PA4 5 44 OSC3 PA7 8 PA5 6 43 OSC4 PB1/NT1 0 PA5 6 43 OSC4 PB1/NT1 10 PA6 7 42 SEG10 PB2/TMR0 11 PA7 8 41 SEG11 PB3/TMR1 12 PB0/INT0 9 40 SEG12 PB5 14 PB1/INT1 10 39 SEG13 PB6 15 PB2/TMR0 11 38 SEG14 PB7 16 -100 C PB3/TMR1 12 37 SEG15 PC0 17 PB3/TMR1 12 37 SEG15 PC1 18 PB4 13 36 SEG16 PC2 19 PB5 14 35 SEG17 PC3 20 VLCD 16 33 SEG19 NC 21 VLCD 16 33 SEG2 NC 24 V1 17 32 SEG20 NC 24 V2 18 31 SEG21 NC 25 C0M0 21 28 SEG24 NC 26 COM0 21 28 SEG24 NC 29 COM1 22 27 SEG25 VSS 30 COM1 22 27 SEG25 VSS 30 COM1 22 27 SEG25 VSS 30	80 SEG1 79 SEG2 78 SEG3 77 NC 76 NC 75 NC 74 SEG4 73 SEG5 72 SEG6 71 SEG7 70 SEG8 69 SEG9 68 SEG10 9C50-1/HT49C50L
---	---



Pin Description

Pin Name	I/O	Options	Description
PA0/BZ PA1/BZ PA2 PA3/PFD PA4~PA7	I/O	Wake-up Pull-high or None CMOS or NMOS	PA0~PA7 constitute an 8-bit bidirectional input/output port with Schmitt trig- ger input capability. Each pin on port can be configured as wake-up input by options. PA0~PA3 can be configured as CMOS output or NMOS input/out- put with or without pull-high resistor by options. PA4~PA7 are always pull-high NMOS input/output. Of the eight bits, PA0~PA1 can be set as I/O pins or buzzer outputs by options. PA3 can be set as an I/O pin or as a PFD output also by options.
PB0/INT0 PB1/INT1 PB2/TMR0 PB3/TMR1 PB4~PB7	I	—	PB0~PB7 constitute an 8-bit Schmitt trigger input port. Each pin on port are with pull-high resistor. Of the eight bits, PB0 and PB1 can be set as input pins or as external interrupt control pins (INT0) and (INT1) respectively, by software application. PB2 and PB3 can be set as input pin or as timer/event counter input pin TMR0 and TMR1 also by software application.
PC0~PC3	I/O	Pull-high or None CMOS or NMOS	PC0~PC3 constitute a 4-bit bidirectional input/output port with Schmitt trig- ger input capability. On the port, such can be configured as CMOS output or NMOS input/output with or without pull-high resistor by options.
V2	I	_	Voltage pump for HT49R50A-1/HT49C50-1. LCD power supply for HT49C50L.
VLCD	I	_	LCD power supply for HT49R50A-1/HT49C50-1. Voltage pump for HT49C50L.
V1, C1, C2	I		Voltage pump
COM0~COM2 COM3/SEG32	0	1/2, 1/3 or 1/4 Duty	SEG32 can be set as a segment or as a common output driver for LCD panel by options. COM0~COM2 are outputs for LCD panel plate.
SEG0~SEG31	0		LCD driver outputs for LCD panel segments
OSC1 OSC2	 0	Crystal or RC	OSC1 and OSC2 are connected to an RC network or a crystal (by options) for the internal system clock. In the case of RC operation, OSC2 is the output terminal for 1/4 system clock. The system clock may come from the RTC oscillator. If the system clock comes from RTCOSC, these two pins can be floating.
OSC3 OSC4	 0	RTC or System Clock	Real time clock oscillators. OSC3 and OSC4 are connected to a 32768Hz crystal oscillator for timing purposes or to a system clock source (depending on the options). No built-in capacitor
RES	I	_	Schmitt trigger reset input, active low.
VSS		_	Negative power supply, ground
VDD			Positive power supply

Absolute Maximum Ratings

Supply Voltage	V _{SS} -0.3V to V _{SS} +6.0V*
Storage Temperature	–50°C to 125°C
Operating Temperature	40°C to 85°C

Supply Voltage	V _{SS} –0.3V to V _{SS} +2.5V**
Input Voltage	V _{SS} -0.3V to V _{DD} +0.3V

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability. "*" For HT49R50A-1/HT49C50-1

"**" For HT49C50L



D.C. Characteristics

			Test Conditions		-			
Symbol Parameter		V_{DD}	Conditions	Min.	Тур.	Max.	Unit	
			For HT49C50L	1.2	_	2.2	V	
V _{DD}	Operating Voltage	_	LVR disable, f _{SYS} =4MHz (for HT49R50A-1/HT49C50-1)	2.2	_	5.5	V	
			f _{SYS} =8MHz (for HT49R50A-1/HT49C50-1)	3.3	_	5.5	V	
V _{LCD}	LCD Power Supply (Note *)	_	For HT49R50A-1/HT49C50-1, VA≤5.5V	2.2	_	5.5	V	
		1.5V	No load, f _{SYS} =455kHz	_	60	100	μA	
I _{DD1}	Operating Current (Crystal OSC)	3V			1	2	mA	
		5V	No load, f _{SYS} =4MHz		3	5	mA	
		1.5V	No load, f _{SYS} =400kHz		50	100	μA	
I _{DD2}	Operating Current (RC OSC)	3V			1	2	mA	
	(10 000)	5V	No load, f _{SYS} =4MHz		3	5	mA	
I _{DD3}	Operating Current (Crystal OSC, RC OSC)	5V	No load, f _{SYS} =8MHz	_	4	8	mA	
I _{DD4} Operating Current (f _{SYS} =RTC OSC)		1.5V			2.5	5	μA	
		3V	No load		0.3	0.6	mA	
		5V			0.6	1	mA	
		1.5V			0.1	0.5	μA	
I _{STB1}	Standby Current (*f _S =T1)	3V	No load, system HALT, LCD off at HALT		_	1	μA	
		5V			_	2	μA	
		1.5V			1	2	μA	
I _{STB2}	Standby Current (*f _S =RTC OSC)	3V	No load, system HALT, LCD On at HALT, C type		2.5	5	μA	
	(5V			10	20	μA	
		1.5V			0.5	1	μA	
I _{STB3}	Standby Current (*f _S =WDT RC OSC)	3V	No load, system HALT LCD On at HALT, C type		2	5	μA	
		5V			6	10	μA	
	Standby Current	3V	No load, system HALT,		17	30	μA	
I _{STB4}	(*f _S =RTC OSC)	5V	LCD on at HALT, R type, 1/2 bias		34	60	μA	
	Standby Current	3V	No load, system HALT,		13	25	μA	
I _{STB5}	(*f _S =RTC OSC)	5V	LCD on at HALT, R type, 1/3 bias		26	50	μA	
	Standby Current	3V	No load, system HALT,	_	14	25	μA	
I _{STB6}	(*f _S =WDT RC OSC)	5V	LCD on at HALT, R type, 1/2 bias	_	28	50	μA	
	Standby Current	3V	No load, system HALT,	_	10	20	μA	
I _{STB7}	(*f _S =WDT RC OSC)	5V	LCD on at HALT, R type, 1/3 bias	_	20	40	μΑ	
V _{IL1}	Input Low Voltage for I/O			0		0.3V _{DD}	V	



Symbol Parameter			Test Conditions	Min	T	Mari	11-14	
Symbol	ympol Parameter		Conditions	Min.	Тур.	Max.	Unit	
V	Input High Voltage for I/O		For HT49C50L	0.8V _{DD}		V _{DD}	V	
V _{IH1}	Ports, TMR and INT	-	For HT49R50A-1/HT49C50-1	0.7V _{DD}		V _{DD}	V	
V _{IL2}	Input Low Voltage (RES)	_	_	0		$0.4V_{DD}$	V	
V _{IH2}	Input High Voltage (RES)	_	_	0.9V _{DD}	_	V _{DD}	V	
		1.5V		0.4	0.8	_	mA	
I _{OL1}	I/O Port Sink Current	3V	V _{OL} =0.1V _{DD}	6	12	_	mA	
		5V		10	25	_	mA	
				-0.3	-0.6	_	mA	
I _{OH1}	OH1 I/O Port Source Current	3V	V _{OH} =0.9V _{DD}	-2	-4	_	mA	
		5V		-5	-8	_	mA	
	LCD Common and Segment	3V	<u>)</u> (−0.1)(210	420	_	μA	
I _{OL2}	Current	5V	V _{OL} =0.1V _{DD}	350	700	_	μA	
	LCD Common and Segment	3V		-80	-160	_	μA	
I _{OH2}	Current	5V	V _{OH} =0.9V _{DD}	-180	-360	_	μA	
		1.5V		75	150	300	kΩ	
R _{PH}	Pull-high Resistance	3V	_	20	60	100	kΩ	
		5V		10	30	50	kΩ	
V _{LVR}	Low Voltage Reset Voltage	_	_	2.7	3.2	3.6	V	
V _{LVD}	Low Voltage Detector Voltage	_	_	3.0	3.3	3.6	V	

Note: "*" for the value of VA refer to the LCD driver section.

 $''^{\ast}f_{S}''$ please refer to WDT clock option



A.C. Characteristics

			Test Conditions		_			
Symbol	Parameter	V _{DD}	Conditions	Min.	Тур.	Max.	Unit	
			1.2V~2.2V (for HT49C50L)	400	_	500	kHz	
f _{SYS1}	System Clock (Crystal OSC)		2.2V~5.5V	400	_	4000	kHz	
			3.3V~5.5V	400	—	8000	kHz	
			1.2V~2.2V (for HT49C50L)	400	_	500	kHz	
f _{SYS2}	System Clock (RC OSC)		2.2V~5.5V	400	—	4000	kHz	
	(3.3V~5.5V	400	_	8000	kHz	
f _{SYS3}	System Clock (32768Hz Crystal OSC)				32768		Hz	
f _{RTCOSC}	RTC Frequency			_	32768		Hz	
			1.2V~2.2V (for HT49C50L)	0	—	500	kHz	
f _{TIMER}	Timer I/P Frequency		2.2V~5.5V	0	_	4000	kHz	
			3.3V~5.5V	0	_	8000	kHz	
		1.5V		35	70	140	μs	
t _{WDTOSC}	Watchdog Oscillator Period	3V	_	45	90	180	μs	
		5V		32	65	130	μS	
tana	External Reset Low Pulse Width		For HT49C50L	10	—		μS	
t _{RES}	External Reset Low Pulse Width		For HT49R50A-1/HT49C50-1	1	_	_	μs	
t _{SST}	System Start-up Timer Period		Wake-up from HALT		1024		*t _{SYS}	
t _{LVR}	Low Voltage Width to Reset		—	0.25	1	2	ms	
t	Interrupt Dules Width		For HT49C50L	10	_		μs	
t _{INT}	Interrupt Pulse Width		For HT49R50A-1/HT49C50-1	1	_	_	μs	

Note: $t_{SYS} = 1/f_{SYS1}$, $1/f_{SYS2}$ or $1/f_{SYS3}$



Functional Description

Execution Flow

The system clock is derived from either a crystal or an RC oscillator or a 32768Hz crystal oscillator. It is internally divided into four non-overlapping clocks. One instruction cycle consists of four system clock cycles.

Instruction fetching and execution are pipelined in such a way that a fetch takes one instruction cycle while decoding and execution takes the next instruction cycle. The pipelining scheme causes each instruction to effectively execute in a cycle. If an instruction changes the value of the program counter, two cycles are required to complete the instruction.


Program Counter – PC

The program counter (PC) is of 12 bits wide and controls the sequence in which the instructions stored in the program ROM are executed. The contents of the PC can specify a maximum of 4096 addresses. After accessing a program memory word to fetch an instruction code, the value of the PC is incremented by one. The PC then points to the memory word containing the next instruction code.

When executing a jump instruction, conditional skip execution, loading a PCL register, a subroutine call, an initial reset, an internal interrupt, an external interrupt, or returning from a subroutine, the PC manipulates the program transfer by loading the address corresponding to each instruction.

The conditional skip is activated by instructions. Once the condition is met, the next instruction, fetched during the current instruction execution, is discarded and a dummy cycle replaces it to get a proper instruction; otherwise proceed with the next instruction.

The lower byte of the PC (PCL) is a readable and writeable register (06H). Moving data into the PCL performs a short jump. The destination is within 256 locations.



Program Counter												
*11	*10	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0	
0	0	0	0	0	0	0	0	0	0	0	0	
0	0	0	0	0	0	0	0	0	1	0	0	
0	0	0	0	0	0	0	0	1	0	0	0	
0	0	0	0	0	0	0	0	1	1	0	0	
0	0	0	0	0	0	0	1	0	0	0	0	
0	0	0	0	0	0	0	1	0	1	0	0	
0	0	0	0	0	0	0	1	1	0	0	0	
				Prog	gram C	Counte	r + 2					
*11	*10	*9	*8	@7	@6	@5	@4	@3	@2	@1	@0	
#11	#10	#9	#8	#7	#6	#5	#4	#3	#2	#1	#0	
S11	S10	S9	S8	S7	S6	S5	S4	S3	S2	S1	S0	
	0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 #11	N N 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 *11 *10 #11 #10	N N N N 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 *11 *10 *9 #11 #10 #9	N N	*11 *10 *9 *8 *7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10 0 0 0 0 *11 *10 *9 *8 @7 #11 #10 #9 #8 #7	*11 *10 *9 *8 *7 *6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 *10 *9 *8 @7 @6 #11 #10 #9	*11 *10 *9 *8 *7 *6 *5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10 10 *9 *8 @7 @6 @5	*11 *10 *9 *8 *7 *6 *5 *4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 1 0 0 0 0 0 0 1 1 Program Counter + 2 *11 *10 *9 *8 @7 @6 @5 @4 #11 #10 #9 #8 #7 #6 #5 #4	*11 *10 *9 *8 *7 *6 *5 *4 *3 0 1 0 0 0 0 0 0 0 1 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 1 0 0 0 0 0 0 1 1 1 1 0 0 0 0 0 1 1 1 1 1 1 1 <t< td=""><td>*11 *10 *9 *8 *7 *6 *5 *4 *3 *2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 1 1 1 1 0 0 0 0 0 0 1 1 1 1 0 0 0 0 0 0 1 1 1 1 0 0 0 0 1</td><td>*11 *10 *9 *8 *7 *6 *5 *4 *3 *2 *1 0</td></t<>	*11 *10 *9 *8 *7 *6 *5 *4 *3 *2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 1 1 1 1 0 0 0 0 0 0 1 1 1 1 0 0 0 0 0 0 1 1 1 1 0 0 0 0 1	*11 *10 *9 *8 *7 *6 *5 *4 *3 *2 *1 0	

Execution Flow

Program Counter

Note: *11~*0: Program counter bits #11~#0: Instruction code bits S11~S0: Stack register bits @7~@0: PCL bits



When a control transfer takes place, an additional dummy cycle is required.

Program Memory – ROM

The program memory (ROM) is used to store the program instructions which are to be executed. It also contains data, table, and interrupt entries, and is organized into 4096×15 bits which are addressed by the program counter and table pointer.

Certain locations in the ROM are reserved for special usage:

Location 000H

Location 000H is reserved for program initialization. After chip reset, the program always begins execution at this location.

Location 004H

Location 004H is reserved for the external interrupt service program. If the INTO input pin is activated, and the interrupt is enabled, and the stack is not full, the program begins execution at location 004H.

Location 008H

Location 008H is reserved for the external interrupt service program also. If the $\overline{INT1}$ input pin is activated, and the interrupt is enabled, and the stack is not full, the program begins execution at location 008H.

Location 00CH


Location 00CH is reserved for the Timer/Event Counter 0 interrupt service program. If a timer interrupt results from a Timer/Event Counter 0 overflow, and if the interrupt is enabled and the stack is not full, the program begins execution at location 00CH.

Location 010H

Location 010H is reserved for the Timer/Event Counter 1 interrupt service program. If a timer interrupt results from a Timer/Event Counter 1 overflow, and if the interrupt is enabled and the stack is not full, the program begins execution at location 010H.

Location 014H

Location 014H is reserved for the Time Base interrupt service program. If a Time Base interrupt occurs, and the interrupt is enabled, and the stack is not full, the program begins execution at location 014H.



Location 018H

Location 018H is reserved for the real time clock interrupt service program. If a real time clock interrupt occurs, and the interrupt is enabled, and the stack is not full, the program begins execution at location 018H.

Table location

Any location in the ROM can be used as a look-up table. The instructions "TABRDC [m]" (the current page, 1 page=256 words) and "TABRDL [m]" (the last page) transfer the contents of the lower-order byte to the specified data memory, and the contents of the higher-order byte to TBLH (Table Higher-order byte register) (08H). Only the destination of the lower-order byte in the table is well-defined; the other bits of the table word are all transferred to the lower portion of TBLH, and the remaining 1 bit is read as "0". The TBLH is read only, and the table pointer (TBLP) is a read/write register (07H), indicating the table location. Before accessing the table, the location should be placed in TBLP. All the table related instructions require 2 cycles to complete the operation. These areas may function as a normal ROM depending upon the user's requirements.

						Table L	ocation	1				
Instruction(s)	*11	*10	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
TABRDC [m]	P11	P10	P9	P8	@7	@6	@5	@4	@3	@2	@1	@0
TABRDL [m]	1	1	1	1	@7	@6	@5	@4	@3	@2	@1	@0

Table Location

Note: *11~*0: Table location bits @7~@0: Table pointer bits P11~P8: Current program Counter bits



Stack Register – STACK

The stack register is a special part of the memory used to save the contents of the program counter. The stack is organized into 6 levels and is neither part of the data nor part of the program, and is neither readable nor writeable. Its activated level is indexed by a stack pointer (SP) and is neither readable nor writeable. At a commencement of a subroutine call or an interrupt acknowledgment, the contents of the program counter is pushed onto the stack. At the end of the subroutine or interrupt routine, signaled by a return instruction (RET or RETI), the contents of the program counter is restored to its previous value from the stack. After chip reset, the SP will point to the top of the stack.

If the stack is full and a non-masked interrupt takes place, the interrupt request flag is recorded but the acknowledgment is still inhibited. Once the SP is decremented (by RET or RETI), the interrupt is serviced. This feature prevents stack overflow, allowing the programmer to use the structure easily. Likewise, if the stack is full, and a "CALL" is subsequently executed, a stack overflow occurs and the first entry is lost (only the most recent six return addresses are stored).


Data Memory - RAM

The data memory (RAM) is designed with 192×8 bits, and is divided into two functional groups, namely special function registers and general purpose data memory, most of which are readable/writeable, although some are read only.

Of the two types of functional groups, the special function registers consist of an Indirect addressing register 0 (00H), a Memory pointer register 0 (MP0;01H), an Indirect addressing register 1 (02H), a Memory pointer register 1 (MP1;03H), a Bank pointer (BP;04H), an Accumulator (ACC;05H), a Program counter lower-order byte register (PCL;06H), a Table pointer (TBLP;07H), a Table higher-order byte register (TBLH;08H), a Real time clock control register (RTCC;09H), a Status register (STATUS;0AH), an Interrupt control register 0 (INTC0;0BH), a Timer/Event Counter 0 (TMR0;0DH), a Timer/Event Counter 0 control register (TMR0C;0EH), a Timer/Event Counter 1 (TMR1;10H), a Timer/Event Counter 1 control register (TMR1C;11H), I/O registers (PA;12H, PB;14H, PC;16H), and Interrupt control register 1 (INTC1;1EH). On the other hand, the general purpose data memory, addressed from 60H to FFH, is used for data and control information under instruction commands

The areas in the RAM can directly handle arithmetic, logic, increment, decrement, and rotate operations. Except some dedicated bits, Each pin in the RAM can be set and reset by "SET [m].i" and "CLR [m].i". They are also indirectly accessible through the Memory pointer register 0 (MP0;01H) or the Memory pointer register 1 (MP1;03H).

HT49R50A-1/HT49C50-1/HT49C50L



Indirect Addressing Register

Location 00H and 02H are indirect addressing registers that are not physically implemented. Any read/write operation of [00H] and [02H] accesses the RAM pointed to by MP0 (01H) and MP1(03H) respectively. Reading location 00H or 02H indirectly returns the result 00H. While, writing it indirectly leads to no operation.

The function of data movement between two indirect addressing registers is not supported. The memory pointer registers, MP0 and MP1, are both 8-bit registers used to access the RAM by combining corresponding indirect addressing registers. MP0 can only be applied to data memory, while MP1 can be applied to data memory and LCD display memory.



Accumulator – ACC

The accumulator (ACC) is related to the ALU operations. It is also mapped to location 05H of the RAM and is capable of operating with immediate data. The data movement between two data memory locations must pass through the ACC.

Arithmetic and Logic Unit – ALU

This circuit performs 8-bit arithmetic and logic operations and provides the following functions:

- Arithmetic operations (ADD, ADC, SUB, SBC, DAA)
- Logic operations (AND, OR, XOR, CPL)
- Rotation (RL, RR, RLC, RRC)
- Increment and Decrement (INC, DEC)
- Branch decision (SZ, SNZ, SIZ, SDZ etc.)

The ALU not only saves the results of a data operation but also changes the status register.

Status Register – STATUS

The status register (0AH) is of 8 bits wide and contains, a carry flag (C), an auxiliary carry flag (AC), a zero flag (Z), an overflow flag (OV), a power down flag (PDF), and a watchdog time-out flag (TO). It also records the status information and controls the operation sequence.

Except the TO and PDF flags, bits in the status register can be altered by instructions similar to other registers. Data written into the status register does not alter the TO or PDF flags. Operations related to the status register, however, may yield different results from those intended. The TO and PDF flags can only be changed by a Watchdog Timer overflow, chip power-up, or clearing the Watchdog Timer and executing the "HALT" instruction. The Z, OV, AC, and C flags reflect the status of the latest operations. On entering the interrupt sequence or executing the subroutine call, the status register will not be automatically pushed onto the stack. If the contents of the status is important, and if the subroutine is likely to corrupt the status register, the programmer should take precautions and save it properly.

Interrupts

The devices provides two external interrupts, two internal timer/event counter interrupts, an internal time base interrupt, and an internal real time clock interrupt. The interrupt control register 0 (INTC0;0BH) and interrupt control register 1 (INTC1;1EH) both contain the interrupt control bits that are used to set the enable/disable status and interrupt request flags.

Once an interrupt subroutine is serviced, other interrupts are all blocked (by clearing the EMI bit). This scheme may prevent any further interrupt nesting. Other interrupt requests may take place during this interval, but only the interrupt request flag will be recorded. If a certain interrupt requires servicing within the service routine, the EMI bit and the corresponding bit of the INTC0 or of INTC1 may be set in order to allow interrupt nesting. Once the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the SP is decremented. If immediate service is desired, the stack should be prevented from becoming full.

All these interrupts can support a wake-up function. As an interrupt is serviced, a control transfer occurs by pushing the contents of the program counter onto the stack followed by a branch to a subroutine at the specified location in the ROM. Only the contents of the program counter is pushed onto the stack. If the contents of the register or of the status register (STATUS) is altered by the interrupt service program which corrupts the desired control sequence, the contents should be saved in advance.

Bit No.	Label	Function
0	С	C is set if the operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. C is also affected by a rotate through carry instruction.
1	AC	AC is set if the operation results in a carry out of the low nibbles in addition or no borrow from the high nibble into the low nibble in subtraction; otherwise AC is cleared.
2	Z	Z is set if the result of an arithmetic or logic operation is zero; otherwise Z is cleared.
3	OV	OV is set if the operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa; otherwise OV is cleared.
4	PDF	PDF is cleared by either a system power-up or executing the "CLR WDT" instruction. PDF is set by executing the "HALT" instruction.
5	то	TO is cleared by a system power-up or executing the "CLR WDT" or "HALT" instruction. TO is set by a WDT time-out.
6, 7		Unused bit, read as "0"

Status (0AH) Register



External interrupts are triggered by a high to low transition of INT0 or INT1, and the related interrupt request flag (EIF0;bit 4 of INTC0, EIF1;bit 5 of INTC0) is set as well. After the interrupt is enabled, the stack is not full, and the external interrupt is active, a subroutine call to location 04H or 08H occurs. The interrupt request flag (EIF0 or EIF1) and EMI bits are all cleared to disable other interrupts.

The internal Timer/Event Counter 0 interrupt is initialized by setting the Timer/Event Counter 0 interrupt request flag (T0F;bit 6 of INTC0), which is normally caused by a timer overflow. After the interrupt is enabled, and the stack is not full, and the T0F bit is set, a subroutine call to location 0CH occurs. The related interrupt request flag (T0F) is reset, and the EMI bit is cleared to disable further interrupts. The Timer/Event Counter 1 is operated in the same manner but its related interrupt request flag is T1F (bit 4 of INTC1) and its subroutine call location is 10H.

The time base interrupt is initialized by setting the time base interrupt request flag (TBF;bit 5 of INTC1), that is caused by a regular time base signal. After the interrupt is enabled, and the stack is not full, and the TBF bit is set, a subroutine call to location 14H occurs. The related interrupt request flag (TBF) is reset and the EMI bit is cleared to disable further interrupts.

The real time clock interrupt is initialized by setting the real time clock interrupt request flag (RTF; bit 6 of

INTC1), that is caused by a regular real time clock signal. After the interrupt is enabled, and the stack is not full, and the RTF bit is set, a subroutine call to location 18H occurs. The related interrupt request flag (RTF) is reset and the EMI bit is cleared to disable further interrupts.

During the execution of an interrupt subroutine, other interrupt acknowledgments are all held until the "RETI" instruction is executed or the EMI bit and the related interrupt control bit are set both to 1 (if the stack is not full). To return from the interrupt subroutine, "RET" or "RETI" may be invoked. RETI sets the EMI bit and enables an interrupt service, but RET does not.

Interrupts occurring in the interval between the rising edges of two consecutive T2 pulses are serviced on the latter of the two T2 pulses if the corresponding interrupts are enabled. In the case of simultaneous requests, the priorities in the following table apply. These can be masked by resetting the EMI bit.

Interrupt Source	Priority	Vector
External interrupt 0	1	04H
External interrupt 1	2	08H
Timer/Event Counter 0 overflow	3	0CH
Timer/Event Counter 1 overflow	4	10H
Time base interrupt	5	14H
Real time clock interrupt	6	18H

Bit No.	Label	Function
0	EMI	Controls the master (global) interrupt (1=enabled; 0=disabled)
1	EEI0	Controls the external interrupt 0 (1=enabled; 0=disabled)
2	EEI1	Controls the external interrupt 1 (1=enabled; 0=disabled)
3	ET0I	Controls the Timer/Event Counter 0 interrupt (1=enabled; 0=disabled)
4	EIF0	External interrupt 0 request flag (1=active; 0=inactive)
5	EIF1	External interrupt 1 request flag (1=active; 0=inactive)
6	T0F	Internal Timer/Event Counter 0 request flag (1=active; 0=inactive)
7		Unused bit, read as "0"

INTC0 (0BH) Register

Bit No.	Label	Function	
0	ET1I	Controls the Timer/Event Counter 1 interrupt (1=enabled; 0=disabled)	
1	ETBI	Controls the time base interrupt (1=enabled; 0:disabled)	
2	ERTI	Controls the real time clock interrupt (1=enabled; 0:disabled)	
3		Unused bit, read as "0"	
4	T1F	nternal Timer/Event Counter 1 request flag (1=active; 0=inactive)	
5	TBF	Time base request flag (1=active; 0=inactive)	
6	RTF	Real time clock request flag (1=active; 0=inactive)	
7	—	Unused bit, read as "0"	

INTC1 (1EH) Register



The Timer/Event Counter 0 interrupt request flag (T0F), external interrupt 1 request flag (EIF1), external interrupt 0 request flag (EIF0), enable Timer/Event Counter 0 interrupt bit (ET0I), enable external interrupt 1 bit (EEI1), enable external interrupt 0 bit (EEI0), and enable master interrupt bit (EMI) make up of the Interrupt Control register 0 (INTC0) which is located at 0BH in the RAM. The real time clock interrupt request flag (RTF), time base interrupt request flag (TBF), Timer/Event Counter 1 interrupt request flag (T1F), enable real time clock interrupt bit (ERTI), and enable time base interrupt bit (ETBI), enable Timer/Event Counter 1 interrupt bit (ET1I) on the other hand, constitute the Interrupt Control register 1 (INTC1) which is located at 1EH in the RAM. EMI, EEI0, EEI1, ET0I, ET1I, ETBI, and ERTI are all used to control the enable/disable status of interrupts. These bits prevent the requested interrupt from being serviced. Once the interrupt request flags (RTF, TBF, T0F, T1F, EIF1, EIF0) are all set, they remain in the INTC1 or INTC0 respectively until the interrupts are serviced or cleared by a software instruction.


It is recommended that a program not use the "CALL subroutine" within the interrupt subroutine. It's because interrupts often occur in an unpredictable manner or require to be serviced immediately in some applications. At this time, if only one stack is left, and enabling the interrupt is not well controlled, operation of the "call" in the interrupt subroutine may damage the original control sequence.


Oscillator Configuration

These devices provide three oscillator circuits for system clocks, i.e., RC oscillator and crystal oscillator, determined by option. No matter what type of oscillator is selected, the signal is used for the system clock. The HALT mode stops the system oscillator and ignores external signal to conserve power.

Of the three oscillators, if the RC oscillator is used, an external resistor between OSC1 and VSS is required, and the range of the resistance should be from $24k\Omega$ to $1M\Omega$ for HT49R50A-1/HT49C50-1 and from $560k\Omega$ to $1M\Omega$ for HT49C50L. The system clock, divided by 4, is available on OSC2 with pull-high resistor, which can be used to synchronize external logic. The RC oscillator provides the most cost effective solution. However, the frequency of the oscillation may vary with VDD, temperature, and the chip itself due to process variations. It is therefore, not suitable for timing sensitive operations where accurate oscillator frequency is desired.

On the other hand, if the crystal oscillator is selected, a crystal across OSC1 and OSC2 is needed to provide the feedback and phase shift required for the oscillator, and no other external components are required. A resonator may be connected between OSC1 and OSC2 to replace the crystal and to get a frequency reference, but two external capacitors in OSC1 and OSC2 are required.





32768Hz Crystal/RTC Oscillator

There is another oscillator circuit designed for the real time clock. In this case, only the 32.768kHz crystal oscillator can be applied. The crystal should be connected between OSC3 and OSC4, and two external capacitors along with one external resistor are required for the oscillator circuit in order to get a stable frequency.

The RTC oscillator circuit can be controlled to oscillate quickly by setting the "QOSC" bit (bit 4 of RTCC). It is recommended to turn on the quick oscillating function upon power on, and turn it off after 2 seconds.

The WDT oscillator is a free running on-chip RC oscillator, and no external components are required. Although the system enters the power down mode, the system clock stops, and the WDT oscillator still works with a period of approximately 65μ s at 5V. The WDT oscillator can be disabled by option to conserve power.


Watchdog Timer - WDT

The WDT clock source is implemented by a dedicated RC oscillator (WDT oscillator) or an instruction clock (system clock/4) or a real time clock oscillator (RTC oscillator). The timer is designed to prevent a software malfunction or sequence from jumping to an unknown location with unpredictable results. The WDT can be disabled by option. But if the WDT is disabled, all executions related to the WDT lead to no operation.

The WDT time-out period is as $f_S/2^{16} \sim f_S/2^{15}$.

If the WDT clock source chooses the internal WDT oscillator, the time-out period may vary with temperature, VDD, and process variations. On the other hand, if the clock source selects the instruction clock and the "HALT" instruction is executed, WDT may stop counting and lose its protecting purpose, and the logic can only be restarted by an external logic.





Watchdog Timer

When the device operates in a noisy environment, using the on-chip RC oscillator (WDT OSC) is strongly recommended, since the HALT can stop the system clock.


The WDT overflow under normal operation initializes a "chip reset" and sets the status bit "TO". In the HALT mode, the overflow initializes a "warm reset", and only the program counter and SP are reset to zero. To clear the contents of the WDT, there are three methods to be adopted, i.e., external reset (a low level to RES), software instruction, and a "HALT" instruction. There are two types of software instructions; "CLR WDT" and the other set - "CLR WDT1" and "CLR WDT2". Of these two types of instruction, only one type of instruction can be active at a time depending on the options - "CLR WDT" times selection option. If the "CLR WDT" is selected (i.e., CLR WDT times equal one), any execution of the "CLR WDT" instruction clears the WDT. In the case that "CLR WDT1" and "CLR WDT2" are chosen (i.e., CLR WDT times equal two), these two instructions have to be executed to clear the WDT; otherwise, the WDT may reset the chip due to time-out.

Multi-function Timer

These devices provide a multi-function timer for the WDT, time base and RTC but with different time-out periods. The multi-function timer consists of a 7-stage divider and an 8-bit prescaler, with the clock source coming from the WDT OSC or RTC OSC or the instruction clock (i.e., system clock divided by 4). The multi-function timer also provides a selectable frequency signal (ranges from $f_{\rm S}/2^2$ to $f_{\rm S}/2^8$) for LCD driver circuits, and a selectable frequency signal (ranges from $f_{\rm S}/2^2$ to $f_{\rm S}/2^8$) for LCD driver circuits, and a selectable frequency signal (ranges from $f_{\rm S}/2^2$ to $f_{\rm S}/2^8$) for the buzzer output by option. It is recommended to select a near 4kHz signal to LCD driver circuits for proper display.

Time Base

The time base offers a periodic time-out period to generate a regular internal interrupt. Its time-out period ranges from $f_S/2^{12}$ to $f_S/2^{15}$ selected by options. If time base time-out occurs, the related interrupt request flag (TBF; bit 5 of INTC1) is set. But if the interrupt is enabled, and the stack is not full, a subroutine call to location 14H occurs. The time base time-out signal also can be applied to be a clock source of Timer/Event Counter 1 for getting a longer timer-out period.






Real Time Clock – RTC

The real time clock (RTC) is operated in the same manner as the time base that is used to supply a regular internal interrupt. Its time-out period ranges from $f_S/2^8$ to $f_S/2^{15}$ by software programming . Writing data to RT2, RT1 and RT0 (bit2, 1, 0 of RTCC;09H) yields various time-out periods. If the RTC time-out occurs, the related interrupt request flag (RTF; bit 6 of INTC1) is set. But if the interrupt is enabled, and the stack is not full, a subroutine call to location 18H occurs. The real time clock time-out signal also can be applied to be a clock source of Timer/Event Counter 0 for getting a longer time-out period.

RT2	RT1	RT0	RTC Clock Divided Factor
0	0	0	2 ^{8*}
0	0	1	2 ^{9*}
0	1	0	2 ^{10*}
0	1	1	2 ^{11*}
1	0	0	2 ¹²
1	0	1	2 ¹³
1	1	0	2 ¹⁴
1	1	1	2 ¹⁵

Note: "*" not recommended to be used



Real Time Clock



Power Down Operation – HALT

The HALT mode is initialized by the "HALT" instruction and results in the following.

- The system oscillator turns off but the WDT oscillator keeps running (if the WDT oscillator or the real time clock is selected).
- The contents of the on-chip RAM and of the registers remain unchanged.
- The WDT is cleared and start recounting (if the WDT clock source is from the WDT oscillator or the real time clock oscillator).
- All I/O ports maintain their original status.
- The PDF flag is set but the TO flag is cleared.
- LCD driver is still running (if the WDT OSC or RTC OSC is selected).

The system quits the HALT mode by an external reset, an interrupt, an external falling edge signal on port A, or a WDT overflow. An external reset causes device initialization, and the WDT overflow performs a "warm reset". After examining the TO and PDF flags, the reason for chip reset can be determined. The PDF flag is cleared by system power-up or by executing the "CLR WDT" instruction, and is set by executing the "HALT" instruction. On the other hand, the TO flag is set if WDT time-out occurs, and causes a wake-up that only resets the program counter and SP, and leaves the others at their original state.

The port A wake-up and interrupt methods can be considered as a continuation of normal execution. Each pin in port A can be independently selected to wake-up the device by option. Awakening from an I/O port stimulus, the program resumes execution of the next instruction. On the other hand, awakening from an interrupt, two sequences may occur. If the related interrupt is disabled or the interrupt is enabled but the stack is full, the program resumes execution at the next instruction. But if the interrupt is enabled, and the stack is not full, the regular interrupt response takes place.

When an interrupt request flag is set before entering the "HALT" status, the system cannot be awaken using that interrupt.

If wake-up events occur, it takes 1024 t_{SYS} (system clock period) to resume normal operation. In other words, a dummy period is inserted after the wake-up. If the wake-up results from an interrupt acknowledgment, the actual interrupt subroutine execution is delayed by more than one cycle. However, if the Wake-up results in the next instruction execution, the execution will be performed immediately after the dummy period is finished.

To minimize power consumption, all the I/O pins should be carefully managed before entering the HALT status.

Reset

There are three ways in which reset may occur.

- RES is reset during normal operation
- RES is reset during HALT
- WDT time-out is reset during normal operation

The WDT time-out during HALT differs from other chip reset conditions, for it can perform a "warm reset" that resets only the program counter and SP and leaves the other circuits at their original state. Some registers remain unaffected during any other reset conditions. Most registers are reset to the "initial condition" once the reset conditions are met. Examining the PDF and TO flags, the program can distinguish between different "chip resets".

Note: "*" Make the length of the wiring, which is connected to the RES pin as short as possible, to avoid noise interference.

то	PDF	RESET Conditions			
0	0	RES reset during power-up			
u	u	RES reset during normal operation			
0	1	RES Wake-up HALT			
1	u	WDT time-out during normal operation			
1	1	WDT Wake-up HALT			

Note: "u" means unchanged

To guarantee that the system oscillator is started and stabilized, the SST (System Start-up Timer) provides an extra-delay of 1024 system clock pulses when the system awakes from the HALT state. Awaking from the HALT state, the SST delay is added.

An extra SST delay is added during the power-up period and any wakeup from the HALT may enable only the SST delay.

The functional unit chip reset status is shown below.

Program Counter	000H
Interrupt	Disabled
Prescaler, Divider	Cleared
WDT, RTC, Time base	Cleared. After master reset, WDT starts counting
Timer/Event Counter	Off
Input/output ports	Input mode
Stack Pointer	Points to the top of the stack




Register	Reset (Power On)	WDT Time-out (Normal Operation)	RES Reset (Normal Operation)	RES Reset (HALT)	WDT Time-out (HALT)*
TMR0	XXXX XXXX	XXXX XXXX	XXXX XXXX	XXXX XXXX	นนนน นนนน
TMR0C	0000 1	0000 1	0000 1	0000 1	uuuu u
TMR1	XXXX XXXX	XXXX XXXX	XXXX XXXX	XXXX XXXX	นนนน นนนน
TMR1C	0000 1	0000 1	0000 1	0000 1	uuuu u
Program Counter	000H	000H	000H	000H	000H
MP0	XXXX XXXX	นนนน นนนน	นนนน นนนน	սսսս սսսս	นนนน นนนน
MP1	XXXX XXXX	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน
BP	0	0	0	0	u
ACC	XXXX XXXX	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน
TBLP	XXXX XXXX	นนนน นนนน	นนนน นนนน	uuuu uuuu	นนนน นนนน
TBLH	-xxx xxxx	-uuu uuuu	-uuu uuuu	-uuu uuuu	-uuu uuuu
STATUS	00 xxxx	1u uuuu	uu uuuu	01 uuuu	11 uuuu
INTC0	-000 0000	-000 0000	-000 0000	-000 0000	-uuu uuuu
INTC1	-000 -000	-000 -000	-000 -000	-000 -000	-uuu -uuu
RTCC	00 0111	00 0111	00 0111	00 0111	uu uuuu
PA	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
РВ	XXXX XXXX	xxxx xxxx	XXXX XXXX	XXXX XXXX	นนนน นนนน
PC	1111	1111	1111	1111	uuuu

The states of the registers are summarized below:


Note: "*" refers to warm reset


"u" means unchanged


"x" means unknown











Reset Configuration



Timer/Event Counter

Two timer/event counters are implemented in the devices. Both of them contain an 8-bit programmable count-up counter.


The timer/event counter 0 clock source may come from the system clock or system clock/4 or RTC time-out signal or external source. System clock source or system clock/4 is selected by option.

The timer/event counter 1 clock source may come from TMR0 overflow or system clock or time base time-out signal or system clock/4 or external source, and the three former clock source is selected by option. Using external clock input allows the user to count external events, measure time internals or pulse widths, or generate an accurate time base. While using the internal clock allows the user to generate an accurate time base.

The two timer/event counters are operated almost in the same manner, except the clock source and related registers.

There are two registers related to the Timer/Event Counter 0, i.e., TMR0 ([0DH]) and TMR0C ([0EH]), and two registers related to the Timer/Event Counter 1, i.e., TMR1 ([10H], and TMR1C ([11H]). There are also two physical registers are mapped to TMR0 (TMR1) location; writing TMR0 (TMR1) places the starting value in the timer/event counter preload register, while reading it yields the contents of the timer/event counter. TMR0C and TMR1C are timer/event counter control registers used to define some options.

The T0M0 and T0M1 (T1M0 and T1M1) bits define the operation mode. The event count mode is used to count external events, which means that the clock source is from an external (TMR0, TMR1) pin. The timer mode functions as a normal timer with the clock source coming from the internal selected clock source. Finally, the pulse width measurement mode can be used to count the high or low level duration of the external signal (TMR0, TMR1), and the counting is based on the internal selected clock source.





Bit No.	Label	Function			
0~2		Unused bit, read as "0"			
3	TOE	Defines the TMR0 active edge of the timer/event counter: In Event Counter Mode (T0M1,T0M0)=(0,1): 1:count on falling edge; 0:count on rising edge In Pulse Width measurement mode (T0M1,T0M0)=(1,1): 1: start counting on the rising edge, stop on the falling edge; 0: start counting on the falling edge, stop on the rising edge			
4	TOON	To enable/disable timer counting (0=disabled; 1=enabled)			
5	T0S 2 to 1 multiplexer control inputs to select the timer/event counter clock source (0=RTC outputs; 1= system clock or system clock/4)				
6 7	Т0М0 Т0М1	To define the operating mode (T0M1, T0M0) 01=Event count mode (External clock) 10=Timer mode (Internal clock) 11=Pulse Width measurement mode (External clock) 00=Unused			

TMR0C (0EH) Register

Bit No.	Label	Function		
0~2	—	Unused bit, read as "0"		
3	T1E	Defines the TMR1 active edge of the timer/event counter: In Event Counter Mode (T1M1,T1M0)=(0,1): 1:count on falling edge; 0:count on rising edge In Pulse Width measurement mode (T1M1,T1M0)=(1,1): 1: start counting on the rising edge, stop on the falling edge; 0: start counting on the falling edge, stop on the rising edge		
4	T1ON	To enable/disable timer counting (0= disabled; 1= enabled)		
5	T1S	2 to 1 multiplexer control inputs to select the timer/event counter clock source (0= options clock source; 1= system clock/4)		
6 7	T1M0 T1M1	To define the operating mode (T1M1, T1M0) 01= Event count mode (External clock) 10= Timer mode (Internal clock) 11= Pulse Width measurement mode (External clock) 00= Unused		

TMR1C (11H) Register

In the event count or timer mode, the timer/event counter starts counting at the current contents in the timer/event counter and ends at FFH. Once an overflow occurs, the counter is reloaded from the timer/event counter preload register, and generates an interrupt request flag (T0F;bit 6 of INTC0, T1F;bit 4 of INTC1).

In the pulse width measurement mode with the values of the T0ON/T1ON and T0E/T1E bits equal to one, after the TMR0 (TMR1) has received a transient from low to high (or high to low if the T0E/T1E bit is "0"), it will start counting until the TMR0 (TMR1) returns to the original level and resets the T0ON/T1ON. The measured result remains in the timer/event counter even if the activated transient occurs again. In other words, only one cycle mea-

surement can be made until the TOON/T1ON is set. The cycle measurement will re-function as long as it receives further transient pulse. In this operation mode, the timer/event counter begins counting according not to the logic level but to the transient edges. In the case of counter overflows, the counter is reloaded from the timer/event counter preload register and issues an interrupt request, as in the other two modes, i.e., event and timer modes.

To enable the counting operation, the Timer ON bit (T0ON: bit 4 of TMR0C; T1ON: bit 4 of TMR1C) should be set to 1. In the pulse width measurement mode, the T0ON/T1ON is automatically cleared after the measurement cycle is completed. But in the other two modes, the T0ON/T1ON can only be reset by instructions. The



overflow of the Timer/Event Counter 0/1 is one of the wake-up sources and can also be applied to a PFD (Programmable Frequency Divider) output at PA3 by option. Only one PFD (PFD0 or PFD1) can be applied to PA3 by options. If PA3 is set as PFD output, there are two types of selections; One is PFD0 as the PFD output, the other is PFD1 as the PFD output. PFD0, PFD1 are the timer overflow signals of the Timer/Event Counter 0, Timer/Event Counter 1 respectively. No matter what the operation mode is, writing a 0 to ET0I or ET1I disables the related interrupt service. When the PFD function is selected, executing "CLR [PA].3" instruction to enable PFD output.

In the case of timer/event counter OFF condition, writing data to the timer/event counter preload register also reloads that data to the timer/event counter. But if the timer/event counter is turn on, data written to the timer/event counter is kept only in the timer/event counter preload register. The timer/event counter still continues its operation until an overflow occurs.

When the timer/event counter (reading TMR0/TMR1) is read, the clock is blocked to avoid errors. As this may results in a counting error, blocking of the clock should be taken into account by the programmer.

It is strongly recommended to load a desired value into the TMR0/TMR1 register first, then turn on the related timer/event counter for proper operation. Because the initial value of TMR0/TMR1 is unknown.


Due to the timer/event scheme, the programmer should pay special attention on the instruction to enable then disable the timer for the first time, whenever there is a need to use the timer/event function, to avoid unpredicatable result. After this procedure, the timer/event function can be operated normally. The example given below, using two 8-bit width Timer's (timer 0 ;timer 1) cascade into 16-bit width.

START:


mov mov	-	; Set ET0I & EMI bits to ; enable timer 0 and ; global interrupt
	-	; Set ET1I bit to enable ; timer 1 interrupt
	a, 80h tmr1c, a	; Set operating mode as ; timer mode and select mask ; option clock source
	a, 0a0h tmr0c, a	; Set operating mode as timer ; mode and select system ; clock/4
set clr	tmr1c.4 tmr1c.4	; Enable then disable timer 1 ; for the first time
mov mov	a, 00h tmr0, a a, 00h tmr1, a	; Load a desired value into ; the TMR0/TMR1 register ; ;
set	tmr0c.4 tmr1c.4	; Normal operating ;

Input/Output Ports

There are a 12-bit bidirectional input/output port, an 8-bit input port in the devices, labeled PA, PB and PC which are mapped to [12H], [14H] and [16H] of the RAM, respectively. PA0~PA3 can be configured as CMOS (output) or NMOS (input/output) with or without pull-high resistor by option. PA4~PA7 are always pull-high and NMOS (input/output). If you choose NMOS (input), Each pin on the port (PA0~PA7) can be configured as a wake-up input. PB can only be used for input operation. The contents of PC4~PC7 are unknown. PC can be configured as CMOS output or NMOS input/output with or without pull-high resistor by option. All the port for the input operation (PA, PB and PC), these ports are non-latched, that is, the inputs should be ready at the T2







rising edge of the instruction "MOV A, [m]" (m=12H or 14H). For PA, PC output operation, all data are latched and remain unchanged until the output latch is rewritten.

When the PA and PC structures are open drain NMOS type, it should be noted that, before reading data from the pads, a "1" should be written to the related bits to disable the NMOS device. That is executing first the instruction "SET [m].i" (i=0~7 for PA) to disable related NMOS device, and then "MOV A, [m]" to get stable data.

After chip reset, these input lines remain at the high level or are left floating (by options). Each pin of these output latches can be set or cleared by the "MOV [m], A" (m=12H or 16H) instruction.

Some instructions first input data and then follow the output operations. For example, "SET [m].i", "CLR [m].i", "CPL [m]", "CPLA [m]" read the entire port states into the CPU, execute the defined operations (bit-operation), and then write the results back to the latches or to the accumulator. When a PA or PC line is used as an I/O line, the related PA or PC line options should be configured as NMOS with or without pull-high resistor. Once a PA or PC line is selected as a CMOS output, the I/O function cannot be used.

The input state of a PA or PC line is read from the related PA or PC pad. When the PA or PC is configured as NMOS with or without pull-high resistor, one should be careful when applying a read-modify-write instruction to PA or PC. Since the read-modify-write will read the entire port state (pads state) firstly, execute the specified instruction and then write the result to the port data register. When the read operation is executed, a fault pad state (caused by the load effect or floating state) may be read. Errors will then occur.

There are three function pins that share with the PA port: PA0/BZ, PA1/ \overline{BZ} and PA3/PFD.

The BZ and $\overline{\text{BZ}}$ are buzzer driving output pair and the PFD is a programmable frequency divider output. If the

user wants to use the BZ/\overline{BZ} or PFD function, the related PA port should be set as a CMOS output. The buzzer output signals are controlled by PA0 and PA1 data registers and defined in the following table.


PA1 Data Register	PA0 Data Register	PA0/PA1 Pad State
0	0	PA0=BZ, PA1=BZ
1	0	PA0=BZ, PA1=0
Х	1	PA0=0, PA1=0

Note: "X" stands for undefined

The PFD output signal function is controlled by the PA3 data register and the timer/event counter state. The PFD output signal frequency is also dependent on the timer/event counter overflow period. The definitions of PFD control signal and PFD output frequency are listed in the following table.

LCD Display Memory

The devices provides an area of embedded data memory for LCD display. This area is located from 40H to 60H of the RAM at Bank 1. Bank pointer (BP; located at 04H of the RAM) is the switch between the RAM and the LCD display memory. When the BP is set as "1", any data written into 40H~60H will effect the LCD display. When the BP is cleared to "0", any data written into 40H~60H means to access the general purpose data memory. The LCD display memory can be read and written to only by indirect addressing mode using MP1. When data is written into the display data area, it is automatically read by the LCD driver which then generates the corresponding LCD driving signals. To turn the display on or off, a "1" or a "0" is written to the corresponding bit of the display memory, respectively. The figure illustrates the mapping between the display memory and LCD pattern for the devices.



Display Memory

Timer	Timer Preload Value	PA3 Data Register	PA3 Pad State	PFD Frequency
OFF	Х	0	U	Х
OFF	Х	1	0	Х
ON	Ν	0	PFD	f _{INT} /[2×(256–N)]
ON	Ν	1	0	Х

Note: "X" stands for undefined

"U" stands for unknown



LCD Driver Output

The output number of the LCD driver device can be 32×2 , 33×3 or 32×4 by option (i.e., 1/2 duty, 1/3 duty or 1/4 duty). The bias type LCD driver can be "R" type or "C" type for HT49R50A-1/HT49C50-1 while the bias type LCD driver can only be "C" type for HT49C50L. If the "R" bias type is selected, no external capacitor is required. If the "C" bias type is selected, a capacitor mounted between C1 and C2 pins is needed. The LCD driver bias voltage for HT49R50A-1/HT49C50-1 can be 1/2 bias or 1/3 bias by option, while the LCD driver bias voltage for HT49C50L can only be 1/2 bias. If 1/2 bias is selected, a capacitors are needed for V1 and V2 pins.

LCD bias power supply selection for HT49R50A-1/


HT49C50-1: There are two types of selections: 1/2 bias or 1/3 bias.

LCD bias type selection for HT49R50A-1/HT49C50-1: This option is to determine what kind of bias is selected, R type or C type.

Low Voltage Reset/Detector Functions

There is a low voltage detector (LVD) and a low voltage reset circuit (LVR) implemented in the microcontroller. These two functions can be enabled/disabled by options. Once the options of LVD is enabled, the user can use the RTCC.3 to enable/disable (1/0) the LVD circuit and read the LVD detector status (0/1) from RTCC.5; otherwise, the LVD function is disabled.


The LVR has the same effect or function with the external $\overrightarrow{\text{RES}}$ signal which performs chip reset. During HALT state, LVR is disabled.



Note: "*" Omit the COM2 signal, if the 1/2 duty LCD is used. VA=VLCD, VB=1/2 VLCD for HT49R50A-1/HT49C50-1 VA=2V2, VB=V2, C type for HT49C50L

LCD Driver Output (1/3 Duty, 1/2 Bias, R/C Type)





Note: 1/4 duty, 1/3 bias, C type: "VA" 3/2 VLCD, "VB" VLCD, "VC" 1/2 VLCD 1/4 duty, 1/3 bias, R type: "VA" VLCD, "VB" 2/3 VLCD, "VC" 1/3 VLCD 1/3 bias only for HT49R50A-1/HT49C50-1

LCD Driver Output (1/4 Duty, 1/3 Bias, C Type)

The RTCC register definitions are listed in the table on the next page.

Bit No.	Label	Read/Write	Reset	Function
0~2	RT0~RT2	R/W	111B	8 to 1 multiplexer control inputs to select the real clock prescaler output
3	LVDC*	R/W	0	LVD enable/disable (1/0)
4	QOSC	R/W	0	32768Hz OSC quick start-up oscillating 0/1: quickly/slowly start
5	LVDO*	R	0	LVD detection output (1/0) 1: low voltage detected
6, 7				Unused bit, read as "0"

Note: "*" For HT49R50A-1/HT49C50-1

RTCC (09H) Register



Options


The following shows the options in the devices. All these options should be defined in order to ensure proper system functioning.

Options
DSC type selection. This option is to determine whether an RC or Crystal or 32768Hz crystal oscillator is chosen as system clock. WDT Clock source selection.
RTC and Time Base. There are three types of selection: system clock/4 or RTC OSC or WDT OSC.
NDT enable/disable selection. NDT can be enabled or disabled by options.
CLR WDT times selection. This option defines how to clear the WDT by instruction. "One time" means that the "CLR WDT" can clear the WDT. 'Two times" means that if both of the "CLR WDT1" and "CLR WDT2" have been executed, only then will the WDT be cleared.
Time Base time-out period selection. The Time Base time-out period ranges from clock/2 ¹² to clock/2 ¹⁵ . "Clock" means the clock source selected by op- ions.
Buzzer output frequency selection. There are eight types of frequency signals for buzzer output: Clock/2 ² ~Clock/2 ⁹ . "Clock" means the clock source se- ected by options.
Wake-up selection. This option defines the wake-up capability. External I/O pins (PA only) all have the capability to wake-up the chip from a HALT by a falling edge.
Pull-high selection. This option is to decide whether the pull-high resistance is visible or not on the PA0~PA3 and PC. (PB and PA4~PA7 are always pull-high)
PA0~PA3 and PC CMOS or NMOS selection. The structure of PA0~PA3 and PC each 4 bits can be selected as CMOS or NMOS individually. When the CMOS is selected, the related pins only can be used for output operations. When the NMOS is selected, the related pins can be used for input or output operations. (PA4~PA7 are always NMOS)
Clock source selection of Timer/Event Counter 0. There are two types of selection: system clock or system clock/4.
Clock source selection of Timer/Event Counter 1. There are three types of selection: TMR0 overflow, system clock or Time Base overflow.
/O pins share with other functions selection. PA0/BZ, PA1/BZ: PA0 and PA1 can be set as I/O pins or buzzer outputs. PA3/PFD: PA3 can be set as I/O pins or PFD output.
LCD common selection. There are three types of selection: 2 common (1/2 duty) or 3 common (1/3 duty) or 4 common (1/4 duty). If the 4 com- mon is selected, the segment output pin "SEG32" will be set as a common output.
LCD bias power supply selection. There are two types of selection: 1/2 bias or 1/3 bias for HT49R50A-1/HT49C50-1.
_CD bias type selection. This option is to decide what kind of bias is selected, R type or C type for HT49R50A-1/HT49C50-1.
LCD driver clock selection. There are seven types of frequency signals for the LCD driver circuits: f _S /2 ² ~f _S /2 ⁸ . "f _S " means the clock source selec- tion by options.
LCD ON/OFF at HALT selection
LVR selection. LVR has enable or disable options
LVD selection. LVD has enable or disable options
PFD selection. If PA3 is set as PFD output, there are two types of selection; One is PFD0 as the PFD output, the other is PFD1 as the PFD output. PFD0, PFD1 are the timer overflow signals of the Timer/Event Counter 0, Timer/Event Counter 1 re- spectively.



Application Circuits

For HT49R50A-1/HT49C50-1 Application Circuit



The following table shows the C1, C2 and R1 values corresponding to the different crystal values. (For reference only)


Crystal or Resonator	C1, C2	R1
4MHz Crystal	0pF	10kΩ
4MHz Resonator	10pF	12kΩ
3.58MHz Crystal	0pF	10kΩ
3.58MHz Resonator	25pF	10kΩ
2MHz Crystal & Resonator	25pF	10kΩ
1MHz Crystal	35pF	27k Ω
480kHz Resonator	300pF	9.1kΩ
455kHz Resonator	300pF	10kΩ
429kHz Resonator	300pF	10kΩ
The function of the resistor R1 is to e tions occur. Such a low voltage, as n MCU operating voltage. Note howeve	nentioned here, is one which is le	ess than the lowest value of the

Note: The resistance and capacitance for reset circuit should be designed in such a way as to ensure that the VDD is stable and remains within a valid operating voltage range before bringing RES to high.

"*" Make the length of the wiring, which is connected to the $\overline{\text{RES}}$ pin as short as possible, to avoid noise interference.



For HT49C50L Application Circuit



Note: The resistance and capacitance for reset circuit should be designed in such a way as to ensure that the VDD is stable and remains within a valid operating voltage range before bringing RES to high.



Instruction Set Summary

Mnemonic	Description	Instruction Cycle	Flag Affected
Arithmetic	1		
ADD A,[m] ADD A,[m] ADD A,x ADC A,[m] ADCM A,[m] SUB A,x SUB A,[m] SUBM A,[m] SBC A,[m] SBCM A,[m] DAA [m]	Add data memory to ACC Add ACC to data memory Add immediate data to ACC Add data memory to ACC with carry Add ACC to data memory with carry Subtract immediate data from ACC Subtract data memory from ACC Subtract data memory from ACC with result in data memory Subtract data memory from ACC with carry Subtract data memory from ACC with carry and result in data memory Decimal adjust ACC for addition with result in data memory	$ \begin{array}{c} 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1^{(1)$	Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV C
Logic Operati	on		
AND A,[m] OR A,[m] XOR A,[m] ANDM A,[m] ORM A,[m] XORM A,[m] AND A,x OR A,x CPL [m] CPLA [m]	AND data memory to ACC OR data memory to ACC Exclusive-OR data memory to ACC AND ACC to data memory OR ACC to data memory Exclusive-OR ACC to data memory AND immediate data to ACC OR immediate data to ACC Exclusive-OR immediate data to ACC Complement data memory Complement data memory with result in ACC	$ \begin{array}{c} 1\\ 1\\ 1^{(1)}\\ 1^{(1)}\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\$	Z Z Z Z Z Z Z Z Z Z Z Z
Increment & E			
INCA [m] INC [m] DECA [m] DEC [m]	Increment data memory with result in ACC Increment data memory Decrement data memory with result in ACC Decrement data memory	1 1 ⁽¹⁾ 1 1 ⁽¹⁾	Z Z Z Z
Rotate			
RRA [m] RR [m] RRCA [m] RRC [m] RLA [m] RLCA [m] RLCA [m]	Rotate data memory right with result in ACC Rotate data memory right Rotate data memory right through carry with result in ACC Rotate data memory right through carry Rotate data memory left with result in ACC Rotate data memory left Rotate data memory left Rotate data memory left through carry with result in ACC Rotate data memory left through carry	$ \begin{array}{c} 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \end{array} $	None C C None None C C
Data Move			
MOV A,[m] MOV [m],A MOV A,x	Move data memory to ACC Move ACC to data memory Move immediate data to ACC	1 1 ⁽¹⁾ 1	None None None
Bit Operation			
CLR [m].i SET [m].i	Clear bit of data memory Set bit of data memory	1 ⁽¹⁾ 1 ⁽¹⁾	None None



Mnemonic	Description	Instruction Cycle	Flag Affected
Branch			
JMP addr	Jump unconditionally	2	None
SZ [m]	Skip if data memory is zero	1 ⁽²⁾	None
SZA [m]	Skip if data memory is zero with data movement to ACC	1 ⁽²⁾	None
SZ [m].i	Skip if bit i of data memory is zero	1 ⁽²⁾	None
SNZ [m].i	Skip if bit i of data memory is not zero	1 ⁽²⁾	None
SIZ [m]	Skip if increment data memory is zero	1 ⁽³⁾	None
SDZ [m]	Skip if decrement data memory is zero	1 ⁽³⁾	None
SIZA [m]	Skip if increment data memory is zero with result in ACC	1 ⁽²⁾	None
SDZA [m]	Skip if decrement data memory is zero with result in ACC	1 ⁽²⁾	None
CALL addr	Subroutine call	2	None
RET	Return from subroutine	2	None
RET A,x	Return from subroutine and load immediate data to ACC	2	None
RETI	Return from interrupt	2	None
Table Read			
TABRDC [m]	Read ROM code (current page) to data memory and TBLH	2 ⁽¹⁾	None
TABRDL [m]	Read ROM code (last page) to data memory and TBLH	2 ⁽¹⁾	None
Miscellaneou	S		
NOP	No operation	1	None
CLR [m]	Clear data memory	1 ⁽¹⁾	None
SET [m]	Set data memory	1 ⁽¹⁾	None
CLR WDT	Clear Watchdog Timer	1	TO,PDF
CLR WDT1	Pre-clear Watchdog Timer	1	TO ⁽⁴⁾ ,PDF ⁽⁴⁾
CLR WDT2	Pre-clear Watchdog Timer	1	TO ⁽⁴⁾ ,PDF ⁽⁴⁾
SWAP [m]	Swap nibbles of data memory	1 ⁽¹⁾	None
SWAPA [m]	Swap nibbles of data memory with result in ACC	1	None
HALT	Enter power down mode	1	TO,PDF

Note: x: Immediate data

m: Data memory address

A: Accumulator

i: 0~7 number of bits

addr: Program memory address

 \checkmark : Flag is affected

-: Flag is not affected

- ⁽¹⁾: If a loading to the PCL register occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks).
- ⁽²⁾: If a skipping to the next instruction occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks). Otherwise the original instruction cycle is unchanged.
- (3): (1) and (2)
- ⁽⁴⁾: The flags may be affected by the execution status. If the Watchdog Timer is cleared by executing the CLR WDT1 or CLR WDT2 instruction, the TO and PDF are cleared. Otherwise the TO and PDF flags remain unchanged.



Instruction Definition

ADC A,[m]	Add data	memory	ind carry to	the accu	mulator	
Description	The conte	ents of the	specified ong the resu	data mem	ory, accum	
Operation	$ACC \leftarrow A$	CC+[m]+0	C			
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
	_	—	\checkmark	\checkmark	\checkmark	\checkmark
ADCM A,[m]	Add the a	ocumulato	or and carr	y to data r	nemory	
Description			specified on specified on specified of the resu		•	
Operation	$[m] \leftarrow AC$	C+[m]+C				
Affected flag(s)						
	то	PDF	OV	Z	AC	С
	_	_	\checkmark	\checkmark	\checkmark	\checkmark
ADD A,[m]	Add data	memory to	o the accur	mulator		
Description	The conte	-	specified of		ory and the	e accum
Operation	$ACC \leftarrow A$	CC+[m]				
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
		_	V	\checkmark	V	\checkmark
ADD A,x	Add imme	ediate data	a to the acc	cumulator		
Description	The conte accumula		accumulat	or and the	specified o	data are
Operation	$ACC \leftarrow A$	CC+x				
Affected flag(s)						
	то	PDF	OV	Z	AC	С
	—	—	\checkmark	\checkmark	V	\checkmark
ADDM A,[m]	Add the a	ocumulato	or to the da	ta memor	у	
Description		ents of the the data m	specified on specified of specified of the specified of t	data mem	ory and the	e accum
Description	Stored III					
Operation	[m] ← AC					
·						
Operation			OV	Z	AC	С



AND A,[m]	Logical Al	ND accum	ulator with	data men	nory	
Description			ator and th s stored in			nory perfo
Operation	$ACC \leftarrow A$	CC "AND	" [m]			
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
		—		\checkmark	—	—
AND A,x	Logical Al	ND immed	liate data t	o the accu	mulator	
Description			lator and th in the accu	•	d data pe	rform a bi
Operation	$ACC \leftarrow A$	CC "AND	″ x			
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
		—	—	\checkmark	—	
ANDM A,[m]	Logical Al	ND data m	emory wit	h the accu	mulator	
Description		•	l data merr s stored in	•		lator perfo
Operation	[m] ← AC	C "AND"	[m]			
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
		—		\checkmark	_	_
CALL addr	Subroutin	e call				
Description	program of this onto t	ounter inc he stack.	onditionally rements or The indica at this add	nce to obta ated addre	in the add	ress of the
Operation	Stack ← F Program (-				
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
	_	_	_	_		_
CLR [m]	Clear data	a memory				
Description	The conte	nts of the	specified of	data memo	ory are cle	ared to 0.
Operation	[m] ← 00ł	1				
Affected flag(s)						
	то	PDF	OV	Z	AC	С
	_	—	_	—	_	_



CLR [m].i	Clear bit c	of data me	mory			
Description	The bit i o	f the spec	ified data r	nemory is	cleared to	0.
Operation	[m].i ← 0					
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
		_		_	_	
CLR WDT	Clear Wat	chdog Tin	ner			
Description	The WDT cleared.	is cleared	(clears the	WDT). Th	ne power d	lown bit (F
Operation	WDT $\leftarrow 0$ PDF and $$					
Affected flag(s)	ТО		01/	7		
	то	PDF	OV	Z	AC	С
	0	0				
CLR WDT1	Preclear V	Vatchdog	Timer			
Description	of this inst	ruction wit	NDT2, clea hout the ot has been	her precle	ar instructi	ion just se
Operation	WDT $\leftarrow 0$ PDF and $$					
Affected flag(s)						
	ТО	PDF	OV	Z	AC	C
	0*	0*			—	—
CLR WDT2	Preclear V	Vatchdog	Timer			
Description	Together	with CLR \	NDT1. clea			
			thout the on the has been	other prec	lear instru	ction, set
Operation		nstruction 0H*	ithout the o	other prec	lear instru	ction, set
Operation Affected flag(s)	plies this i $WDT \leftarrow 0$	nstruction 0H* TO ← 0*	ithout the o	other prec	lear instrue and the To	ction, set O and PD
	plies this i WDT ← 0 PDF and TO	nstruction 0H* TO ← 0* PDF	ithout the o	other prec	lear instru	ction, set
	plies this i WDT ← 0 PDF and [*]	nstruction 0H* TO ← 0*	thout the o	other prec executed	lear instrue and the To	ction, set O and PD
	plies this i WDT ← 0 PDF and TO	nstruction 0H* TO \leftarrow 0* PDF 0*	OV	other prec executed	lear instrue and the To	ction, set O and PD
Affected flag(s)	plies this i WDT ← 0 PDF and TO 0* Compleme Each pin o	nstruction 0H* TO ← 0* PDF 0* ent data m	OV	z memory i	AC	ction, set O and PE C complem
Affected flag(s)	plies this i WDT ← 0 PDF and TO 0* Compleme Each pin o	nstruction $0H^*$ $TO \leftarrow 0^*$ <u>PDF</u> <u>0^*</u> ent data model of the spectrum	OV OV Cified data	z memory i	AC	ction, set O and PE C complem
Affected flag(s) CPL [m] Description	plies this i WDT ← 0 PDF and ⁻ TO 0* Complem Each pin o which pre	nstruction $0H^*$ $TO \leftarrow 0^*$ <u>PDF</u> <u>0^*</u> ent data model of the spectrum	OV OV Cified data	z memory i	AC	ction, set O and PE C complem
Affected flag(s) CPL [m] Description Operation	plies this i WDT ← 0 PDF and ⁻ TO 0* Complem Each pin o which pre	nstruction $0H^*$ $TO \leftarrow 0^*$ <u>PDF</u> <u>0^*</u> ent data model of the spectrum	OV OV Cified data	z memory i	AC	ction, set O and PE C complem



	Compleme	eni uala n	ionnory and				.01
Description	which prev	viously cor	ntained a 1	are chang	ged to 0 an	d vice-ver	ented (1's compl sa. The complem mory remain une
Operation	$ACC \leftarrow [n]$	n]					
Affected flag(s)							1
	ТО	PDF	OV	Z	AC	С	
	_		—	\checkmark	—		
DAA [m]	Decimal-A	djust acci	umulator fo	r addition			
Description	lator is div carry (AC justment is carry (AC	rided into f 1) will be d s done by or C) is se	two nibbles one if the lo adding 6 to	5. Each nil ow nibble o the origir e the origir	bble is adj of the accu nal value if nal value re	usted to th imulator is the origination emains un	Decimal) code. The BCD code and greater than 9. The all value is greater than 9. The rest of the rest
Operation	else [m].3	~[m].0 ←	or AC=1 (ACC.3~A (ACC.3~A)	,			
	then [m].7	~[m].4 ←	C1 >9 or C ACC.7~AC ACC.7~AC	C.4+6+A			
Affected flag(s)	If ACC.7~. then [m].7	~[m].4 ←	ACC.7~AC	C.4+6+A			I
Affected flag(s)	If ACC.7~. then [m].7	~[m].4 ←	ACC.7~AC	C.4+6+A		С	
Affected flag(s)	If ACC.7~, then [m].7 else [m].7	~[m].4 ← ~[m].4 ← .	ACC.7~AC ACC.7~AC	C.4+6+A C.4+AC1	,C=C	C √	
Affected flag(s)	If ACC.7~, then [m].7 else [m].7	~[m].4 ← ~[m].4 ← / PDF 	ACC.7~AC ACC.7~AC OV	C.4+6+A C.4+AC1	,C=C	-	
	If ACC.7~ then [m].7 else [m].7 TO Decremer	~[m].4 ← ~[m].4 ← / 	ACC.7~AC ACC.7~AC OV	C.4+6+A C.4+AC1 Z	,C=C AC —	V	
DEC [m]	If ACC.7~ then [m].7 else [m].7 TO Decremer	~[m].4 ← ~[m].4 ← / PDF 	ACC.7~AC ACC.7~AC OV 	C.4+6+A C.4+AC1 Z	,C=C AC —	V	
DEC [m] Description	If ACC.7~ then [m].7 else [m].7 TO Decremen Data in the	~[m].4 ← ~[m].4 ← / PDF 	ACC.7~AC ACC.7~AC OV 	C.4+6+A C.4+AC1 Z	,C=C AC —	V	
DEC [m] Description Operation	If ACC.7~ then [m].7 else [m].7 TO Decremen Data in the	~[m].4 ← ~[m].4 ← / PDF 	ACC.7~AC ACC.7~AC OV 	C.4+6+A C.4+AC1 Z	,C=C AC —	V	
DEC [m] Description Operation	If ACC.7~ then [m].7 else [m].7 TO Decremer Data in the [m] ← [m]	~[m].4 ← ~[m].4 ← PDF 	ACC.7~AC ACC.7~AC OV 	C.4+6+A C.4+AC1 Z 	,C=C AC — cremented	√ i by 1.	
DEC [m] Description Operation	If ACC.7~ then [m].7 else [m].7 TO Decremen Data in the [m] \leftarrow [m] TO 	~[m].4 ← ~[m].4 ← / PDF 	ACC.7~AC ACC.7~AC OV 	$\frac{2}{2}$,C=C AC — cremented AC —	√ 1 by 1. 	
DEC [m] Description Operation Affected flag(s)	If ACC.7~ then [m].7 else [m].7 TO Decremer Data in the [m] \leftarrow [m] TO Decremer Data in the	~[m].4 ← ~[m].4 ← / PDF 	ACC.7~AC ACC.7~AC OV mory d data men OV 	C.4+6+A C.4+AC1 Z — nory is dec Z √ Dlace resu	,C=C AC — Cremented AC — It in the ad remented	√ I by 1. C — ccumulato by 1, leavir]] r ng the result in th
DEC [m] Description Operation Affected flag(s)	If ACC.7~ then [m].7 else [m].7 TO Decremer Data in the [m] \leftarrow [m] TO Decremer Data in the	~[m].4 ← ~[m].4 ← PDF 	ACC.7~AC ACC.7~AC OV — mory d data men OV — Mory and p data mem	C.4+6+A C.4+AC1 Z — nory is dec Z √ Dlace resu	,C=C AC — Cremented AC — It in the ad remented	√ I by 1. C — ccumulato by 1, leavir	
DEC [m] Description Operation Affected flag(s) DECA [m] Description	If ACC.7~ then [m].7 else [m].7 TO Decremen Data in the [m] \leftarrow [m] TO Decremen Data in the tor. The co	~[m].4 ← ~[m].4 ← PDF 	ACC.7~AC ACC.7~AC OV — mory d data men OV — Mory and p data mem	C.4+6+A C.4+AC1 Z — nory is dec Z √ Dlace resu	,C=C AC — Cremented AC — It in the ad remented	√ I by 1. C — ccumulato by 1, leavir	
DEC [m] Description Operation Affected flag(s) DECA [m] Description Operation	If ACC.7~ then [m].7 else [m].7 TO Decremen Data in the [m] \leftarrow [m] TO Decremen Data in the tor. The co	~[m].4 ← ~[m].4 ← PDF 	ACC.7~AC ACC.7~AC OV — mory d data men OV — Mory and p data mem	C.4+6+A C.4+AC1 Z — nory is dec Z √ Dlace resu	,C=C AC — Cremented AC — It in the ad remented	√ I by 1. C — ccumulato by 1, leavir	



HALT	Enter pow	ver down n	node			
Description	the RAM a	and registe	os program ers are reta the WDT t	ined. The	WDT and	prescale
Operation	Program 0 PDF ← 1 TO ← 0	Counter ←	- Program	Counter+	1	
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
	0	1	—		—	_
INC [m]	Increment	t data men	nory			
Description	Data in th	e specified	d data mer	nory is inc	remented	by 1
Operation	[m] ← [m]	+1				
Affected flag(s)						
	то	PDF	OV	Z	AC	С
Description	tor. The c	•	l data merr the data m	•		•
Operation						
operation	$ACC \leftarrow [n]$	n]+1				
Affected flag(s)	-					
	ACC ← [r	n]+1 PDF	OV	Z	AC	С
	-		OV	Z √	AC	C
	-	PDF	OV —		AC	C
Affected flag(s)	TO — Directly ju The progr	PDF — mp am counte	OV — er are repla this destin	√ ced with tl		
Affected flag(s)	TO — Directly ju The progr control is	PDF — mp am counte	er are repla	√ ced with tl		
Affected flag(s) JMP addr Description	TO — Directly ju The progr control is	PDF — mp am counte passed to	er are repla	√ ced with tl		
Affected flag(s) JMP addr Description Operation	TO — Directly ju The progr control is	PDF — mp am counte passed to	er are repla	√ ced with tl		
Affected flag(s) JMP addr Description Operation	TO — Directly ju The progr control is Program (PDF — mp am counte passed to Counter ←	er are repla this destin	√ ced with tl ation.		-specifie
Affected flag(s) JMP addr Description Operation Affected flag(s)	TO — Directly ju The progr control is Program (TO —	PDF mp am counter passed to Counter ← PDF 	er are repla this destin addr OV —	√ ced with th ation. Z 		-specifie
Affected flag(s) JMP addr Description Operation	TO — Directly ju The progr control is Program 0 TO — Move data	PDF 	er are repla this destin	√ ced with th ation. Z umulator	AC	-specifie
Affected flag(s) JMP addr Description Operation Affected flag(s) MOV A,[m]	TO — Directly ju The progr control is Program (TO — Move data The conte	PDF 	er are repla this destin addr OV to the acce	√ ced with th ation. Z umulator	AC	-specifie
Affected flag(s) JMP addr Description Operation Affected flag(s) MOV A,[m] Description	TO — Directly ju The progr control is Program 0 TO — Move data	PDF 	er are repla this destin addr OV to the acce	√ ced with th ation. Z umulator	AC	-specifie
Affected flag(s) JMP addr Description Operation Affected flag(s) MOV A,[m] Description Operation	TO — Directly ju The progr control is Program (TO — Move data The conte	PDF 	er are repla this destin addr OV to the acce	√ ced with th ation. Z umulator	AC	-specifie
Affected flag(s) JMP addr Description Operation Affected flag(s) MOV A,[m] Description Operation	TO — Directly ju The progr control is Program 0 TO — Move data The conte ACC ← [r	PDF mp am counter passed to Counter ← PDF — a memory ents of the n]	er are repla this destin addr OV 	√ ced with th ation. Z umulator data memo	AC 	-specifie



MOV A,x	Move imn	nediate da	ita to the a	ccumulato	r	
Description	The 8-bit	data spec	ified by the	code is lo	aded into	the acc
Operation	$ACC \leftarrow x$					
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
		_	—	_		—
MOV [m],A	Move the	accumula	tor to data	memorv		
Description			accumulate		ied to the s	specified
·	memories					
Operation	[m] ←AC0	C				
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
			—			
NOP	No operat	tion				
Description			formed. Ex	ecution co	ontinues w	ith the n
Operation			- Program			
Affected flag(s)	-		-			
/ meetea mag(e)		DDE	OV	Z	AC	С
/ootodg(o)	то	PDF				
·	то —		_	_	—	
OR A,[m]	Logical O	R accumu	llator with c			
	Logical O Data in th	R accumu	lator and th	ne specifie	ed data me	
OR A,[m] Description	Logical O Data in th form a bit	R accumu e accumu wise logica	lator and th al_OR ope	ne specifie	ed data me	
OR A,[m] Description Operation	Logical O Data in th form a bit	R accumu	lator and th al_OR ope	ne specifie	ed data me	
OR A,[m] Description	Logical O Data in th form a bit	R accumu e accumu wise logica	lator and th al_OR ope	ne specifie	ed data me	
OR A,[m] Description Operation	Logical O Data in th form a bit ACC \leftarrow A	R accumu e accumu wise logica .CC "OR"	lator and th al_OR ope [m]	ne specifie ration. The	ed data me e result is	stored in
OR A,[m] Description Operation	Logical O Data in th form a bit ACC \leftarrow A	R accumu e accumu wise logica .CC "OR"	lator and th al_OR ope [m]	ne specifie ration. The Z	ed data me e result is	stored in
OR A,[m] Description Operation	Logical O Data in th form a bit ACC ← A TO	R accumu e accumu wise logic: .CC "OR" PDF	lator and th al_OR ope [m]	ne specifie ration. The Z √	AC	stored in
OR A,[m] Description Operation Affected flag(s)	Logical O Data in th form a bit ACC ← A TO Logical O Data in th	R accumu e accumu wise logica .CC "OR" PDF 	lator and th al_OR ope [m] OV OV ate data to ilator and t	ne specifie ration. The Z √ the accur he specifi	AC	C
OR A,[m] Description Operation Affected flag(s) OR A,x Description	Logical O Data in th form a bit ACC ← A TO — Logical O Data in th The result	R accumu e accumu wise logic: .CC "OR" PDF 	lator and th al_OR ope [m] OV ate data to alator and t in the accu	ne specifie ration. The Z √ the accur he specifi	AC	C
OR A,[m] Description Operation Affected flag(s) OR A,x Description Operation	Logical O Data in th form a bit ACC ← A TO — Logical O Data in th The result	R accumu e accumu wise logica .CC "OR" PDF 	lator and th al_OR ope [m] OV ate data to alator and t in the accu	ne specifie ration. The Z √ the accur he specifi	AC	C
OR A,[m] Description Operation Affected flag(s) OR A,x Description	Logical O Data in th form a bit ACC ← A TO — Logical O Data in th The result	R accumu e accumu wise logic: .CC "OR" PDF 	lator and th al_OR ope [m] OV ate data to alator and t in the accu	ne specifie ration. The Z √ the accur he specifi	AC	C
OR A,[m] Description Operation Affected flag(s) OR A,x Description Operation	Logical O Data in th form a bit $ACC \leftarrow A$ TO Logical O Data in th The result $ACC \leftarrow A$	R accumu e accumu wise logic: .CC "OR" PDF R immedia ne accumu t is stored .CC "OR"	lator and the al_OR ope [m] OV OV ate data to alator and the accurate of the a	ne specifie ration. The Z √ the accur he specifi umulator. Z	AC AC Mulator ed data pe	C C erform a
OR A,[m] Description Operation Affected flag(s) OR A,x Description Operation	Logical O Data in th form a bit $ACC \leftarrow A$ TO Logical O Data in th The result $ACC \leftarrow A$	R accumu e accumu wise logic: .CC "OR" PDF R immedia ne accumu t is stored .CC "OR"	lator and the al_OR ope [m] OV OV ate data to alator and the accurate of the a	ne specifie ration. The Z √ the accun he specifi umulator.	AC AC Mulator ed data pe	C C erform a
OR A,[m] Description Operation Affected flag(s) OR A,x Description Operation	Logical O Data in th form a bit ACC \leftarrow A TO Logical O Data in th The result ACC \leftarrow A TO	R accumu e accumu wise logic: .CC "OR" PDF R immedia e accumu t is stored .CC "OR" PDF	lator and the al_OR ope [m] OV OV ate data to alator and the accurate of the a	the specific ration. The Z the accur he specifi umulator. Z 	AC AC AC AC AC AC AC AC	C C erform a
OR A,[m] Description Operation Affected flag(s) OR A,x Description Operation Affected flag(s)	Logical O Data in th form a bit $ACC \leftarrow A$ TO Logical O Data in th The result $ACC \leftarrow A$ TO Logical O Data in th	R accumu wise logic: .CC "OR" PDF 	lator and the al_OR ope [m] OV OV ate data to allator and the accurate data to all the ac	the accur the accur the accur the accur the accur the accur z 	AC A	C C erform a C Dries) an
OR A,[m] Description Operation Affected flag(s) OR A,x Description Operation Affected flag(s) ORM A,[m] Description	Logical O Data in th form a bit $ACC \leftarrow A$ TO Logical O Data in th The result $ACC \leftarrow A$ TO Logical O Data in th bitwise log	R accumu e accumu wise logic: CC "OR" PDF R immedia e accumu t is stored .CC "OR" PDF R data me ne data me	lator and the al_OR operation. The accuracy with a constraint of the accuracy of the accuracy with a constraint of the accuracy of	the accur the accur the accur the accur the accur the accur z 	AC A	C C erform a C Dries) an
OR A,[m] Description Operation Affected flag(s) OR A,x Description Operation Affected flag(s) ORM A,[m] Description Operation	Logical O Data in th form a bit $ACC \leftarrow A$ TO Logical O Data in th The result $ACC \leftarrow A$ TO Logical O Data in th bitwise log	R accumu wise logic: .CC "OR" PDF 	lator and the al_OR operation. The accuracy with a constraint of the accuracy of the accuracy with a constraint of the accuracy of	the accur the accur the accur the accur the accur the accur z 	AC A	C C erform a C Dries) an
OR A,[m] Description Operation Affected flag(s) OR A,x Description Operation Affected flag(s) ORM A,[m] Description	Logical O Data in th form a bit $ACC \leftarrow A$ TO Logical O Data in th The result $ACC \leftarrow A$ TO Logical O Data in th bitwise log [m] $\leftarrow ACC$	R accumu wise logic: .CC "OR" PDF R immedia ae accumu t is stored .CC "OR" PDF R data me ac data me gical_OR o C "OR" [m	lator and the al_OR operation of the accuracy	the accur the accur he specifi unulator. Z the accun e of the of The result	AC AC AC AC AC AC AC AC AC AC	C C erform a C C ories) an in the da
OR A,[m] Description Operation Affected flag(s) OR A,x Description Operation Affected flag(s) ORM A,[m] Description Operation	Logical O Data in th form a bit $ACC \leftarrow A$ TO Logical O Data in th The result $ACC \leftarrow A$ TO Logical O Data in th bitwise log	R accumu e accumu wise logic: CC "OR" PDF R immedia e accumu t is stored .CC "OR" PDF R data me ne data me	lator and the al_OR operation. The accuracy with a constraint of the accuracy of the accuracy with a constraint of the accuracy of	the accur the accur the accur the accur the accur the accur z 	AC A	C C erform a C Dries) an



RET	Return from subroutine
Description	The program counter is restored from the stack. This is a 2-cycle instruction.
Operation	Program Counter ← Stack
Affected flag(s)	č
	TO PDF OV Z AC C
DET 4	
RET A,x	Return and place immediate data in the accumulator
Description	The program counter is restored from the stack and the accumulator loaded with the spe fied 8-bit immediate data.
Operation	Program Counter ← Stack
	$ACC \leftarrow x$
Affected flag(s)	
	TO PDF OV Z AC C
RETI	Return from interrupt
Description	The program counter is restored from the stack, and interrupts are enabled by setting
	EMI bit. EMI is the enable master (global) interrupt bit.
Operation	Program Counter \leftarrow Stack EMI \leftarrow 1
Affected flag(s)	
	TO PDF OV Z AC C
RL [m]	Rotate data memory left
Description	The contents of the specified data memory are rotated 1 bit left with bit 7 rotated into bit 0
Operation	$[m].(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0~6)$
	$[m].0 \leftarrow [m].7$
Affected flag(s)	
	TO PDF OV Z AC C
RLA [m]	Rotate data memory left and place result in the accumulator
Description	Data in the specified data memory is rotated 1 bit left with bit 7 rotated into bit 0, leaving
	rotated result in the accumulator. The contents of the data memory remain unchanged
Operation	ACC.(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0~6)
	ACC.0 ← [m].7
Affected flag(s)	
Affected flag(s)	TO PDF OV Z AC C



RLC [m]	Rotate da	ta memor	y left throu	gh carry			
Description							are rotated 1 bit left. Bit 7 re- bit 0 position.
Operation	[m].(i+1) ∢ [m].0 ← C C ← [m]. ⁷	;].i:bit i of t	he data me	emory (i=0)~6)	
Affected flag(s)							1
	ТО	PDF	OV	Z	AC	С	
		—	—	—	—	\checkmark	
RLCA [m]	Rotate lef	t through a	carry and p	blace resul	It in the ac	cumulator	
Description	carry bit a	nd the orig	ginal carry	flag is rota	ited into bi	t 0 positior	ed 1 bit left. Bit 7 replaces the n. The rotated result is stored ain unchanged.
Operation	ACC.(i+1) ACC.0 ← C ← [m].	С	m].i:bit i of	the data r	memory (i:	=0~6)	
Affected flag(s)							1
	ТО	PDF	OV	Z	AC	С	
		—	—	—	—	\checkmark	
RR [m]	Rotate da	ta memor	v riaht				
Description		-	-	ata memo	rv are rota	ted 1 bit ric	ht with bit 0 rotated to bit 7.
Operation].i:bit i of t		-	-	
	[m].7 ← [r	, -]				
Affected flag(s)							1
	ТО	PDF	OV	Z	AC	С	
					—		
RRA [m]	Rotate rig	ht and pla	ce result i	n the accu	mulator		
Description	Data in th	e specified	d data mer	nory is rota	ated 1 bit i	-	it 0 rotated into bit 7, leaving memory remain unchanged.
Operation	ACC.(i) ← ACC.7 ←	,	[m].i:bit i	of the data	memory	(i=0~6)	
Affected flag(s)							1
	ТО	PDF	OV	Z	AC	С	
					—		
RRC [m]	Rotate da	ta memor	y right thro	ugh carry			
Description	The conte	ents of the	specified	data mem			ag are together rotated 1 bit ated into the bit 7 position.
Operation	[m].i ← [m [m].7 ← C C ← [m].0	;].i:bit i of t	he data m	emory (i=0)~6)	
Affected flag(s)]
	ТО	PDF	OV	Z	AC	С	
		—	—	—	—	\checkmark	



RRCA [m]	Rotate rig	ht through	carry and	place res	ult in the a	ccumula			
Description	the carry l	pit and the	d data mer original ca ulator. The	arry flag is	rotated into	o the bit 7			
Operation	ACC.i ← ACC.7 ← C ← [m].0	С	m].i:bit i of	the data r	memory (i=	=0~6)			
Affected flag(s)									
	ТО	PDF	OV	Z	AC	С			
				—		\checkmark			
SBC A,[m]	Subtract of	lata memo	ory and ca	rry from th	e accumul	ator			
Description			specified o		•				
Operation	$ACC \leftarrow A$	CC+[m]+0	2						
Affected flag(s)									
	ТО	PDF	OV	Z	AC	C			
			\checkmark	\checkmark	\checkmark				
SBCM A,[m]	Subtract of	lata memo	ory and ca	rry from th	e accumul	ator			
Description			specified o cumulator,			•			
Operation	$[m] \leftarrow AC$	C+[m]+C							
Affected flag(s)									
	TO	PDF	OV	Z	AC	С			
			\checkmark	\checkmark	V				
SDZ [m]	Skip if decrement data memory is 0 The contents of the specified data memory are decremented by 1. If the result is 0, the instruction is skipped. If the result is 0, the following instruction, fetched during the cur instruction execution, is discarded and a dummy cycle is replaced to get the proper inst								
SDZ [m] Description	The conte instructior instructior	nts of the s is skippe execution	specified d d. If the re	ata memo sult is 0, th ded and a	e following dummy cy	g instructi cle is repl			
	The conte instructior instruction tion (2 cyc	nts of the s is skippe execution cles). Othe	specified d d. If the rea n, is discar	ata memo sult is 0, th ded and a ceed with t	e following dummy cy	g instructi cle is repl			
Description	The conte instructior instruction tion (2 cyc	nts of the s is skippe execution cles). Othe	specified d d. If the rea n, is discar erwise proc	ata memo sult is 0, th ded and a ceed with t	e following dummy cy	g instructi cle is repl			
Description	The conte instructior instruction tion (2 cyc	nts of the s is skippe execution cles). Othe	specified d d. If the rea n, is discar erwise proc	ata memo sult is 0, th ded and a ceed with t	e following dummy cy	g instructi cle is repl			
Description	The content instruction instruction tion (2 cyc Skip if ([m	nts of the s n is skippe n execution cles). Othe n]–1)=0, [m	specified d d. If the real n, is discar erwise proo $n \rightarrow ([m]$ –	ata memo sult is 0, th ded and a ceed with 1 1)	e following dummy cy he next in	g instructi cle is repl struction			
Description	The conte instructior instruction tion (2 cyo Skip if ([m TO	nts of the s n is skippe n execution cles). Othe n]–1)=0, [m PDF	specified d d. If the real n, is discar erwise proo $n \rightarrow ([m]$ –	ata memo sult is 0, th ded and a ceed with t 1) Z	e following dummy cy he next in AC	g instructi cle is repl struction C			
Description Operation Affected flag(s)	The conterinstruction instruction (2 cyc) Skip if ([m TO Decrement The conterinstruction unchange execution	nts of the s n is skippe n execution cles). Other n]–1)=0, [m PDF — nt data me n is skippe d. If the re n is discard	specified d d. If the re- n, is discar- erwise proo n] \leftarrow ([m]– OV	ata memo sult is 0, th ded and a ceed with 1 1) Z place resu ata memo ult is stored e following dummy cy	e following dummy cy he next in AC 	g instruction cle is repl struction C C skip if 0 emented umulator n, fetcheo aced to go			
Description Operation Affected flag(s)	The content instruction instruction (2 cyc) Skip if ([m] TO	nts of the s n is skippe n execution cles). Othe n]–1)=0, [n PDF — nt data me n is skippe d. If the re n is discard erwise pro	specified d d. If the re- n, is discan- erwise proo $n] \leftarrow ([m] -$ OV mory and specified d d. The resu sult is 0, the ded and a	ata memo sult is 0, th ded and a ceed with t 1) Z place resu ata memo ult is stored e following dummy cy the next in	e following dummy cy he next in AC 	g instruction cle is repl struction C C skip if 0 emented umulator n, fetcheo aced to go			
Description Operation Affected flag(s) SDZA [m] Description	The content instruction instruction (2 cyc) Skip if ([m] TO	nts of the s n is skippe n execution cles). Othe n]–1)=0, [n PDF — nt data me n is skippe d. If the re n is discard erwise pro	specified d d. If the re- n, is discar- erwise prod m = ([m] - OV m = 0 specified d d. The resu sult is 0, th ded and a poceed with	ata memo sult is 0, th ded and a ceed with t 1) Z place resu ata memo ult is stored e following dummy cy the next in	e following dummy cy he next in AC 	g instruction cle is repl struction C C skip if 0 emented umulator n, fetcheo aced to go			
Description Operation Affected flag(s) SDZA [m] Description Operation	The content instruction instruction (2 cyc) Skip if ([m] TO	nts of the s n is skippe n execution cles). Othe n]–1)=0, [n PDF — nt data me n is skippe d. If the re n is discard erwise pro	specified d d. If the re- n, is discar- erwise prod m = ([m] - OV m = 0 specified d d. The resu sult is 0, th ded and a poceed with	ata memo sult is 0, th ded and a ceed with t 1) Z place resu ata memo ult is stored e following dummy cy the next in	e following dummy cy he next in AC It in ACC, ry are decr d in the acc g instructio cle is repla	g instruction cle is repl struction C C skip if 0 emented umulator n, fetcheo aced to go			



SET [m]	Set data	memory					
Description	Each pin of the specified data memory is set to 1.						
Operation	[m] ← FFH						
Affected flag(s)							
	то	PDF	OV	Z	AC	С	
	_	_	_	_	_	_	
SET [m]. i	Set bit of	data mem	ory				
Description	Bit i of the	e specified	data mem	nory is set	to 1.		
Operation	[m].i ← 1						
Affected flag(s)							1
	то	PDF	OV	Z	AC	С	
SIZ [m]	Skip if inc	rement da	ta memor	y is 0			
Description	The conte	ents of the	specified of	data memo	ory are inc	remented	by 1. If the result is 0, the fol-
	•	-		0			ecution, is discarded and a
		ycle is repl	0	et the prop	er instruct	ion (2 cycl	les). Otherwise proceed with
Operation		n]+1)=0, [n		1)			
	Skip II ([II	ıj+ı)−0, [li	ı] ← ([iii]+	1)			
Affected flag(s)	то	PDF	OV	Z	AC	С	
				2			
SIZA [m]	Incremen	t data mer	nory and p	lace resul	t in ACC, s	skip if 0	
Description	The conte	ents of the	specified d	lata memo	ory are incr	emented b	by 1. If the result is 0, the next
							ulator. The data memory re-
		-			-		fetched during the current in- replaced to get the proper
							iction (1 cycle).
Operation	Skip if ([n	n]+1)=0, A	CC ← ([m]	+1)			
Affected flag(s)							1
	то	PDF	OV	Z	AC	С	
		—	_	_		_	
SNZ [m].i	Skip if bit	i of the da	ta memory	y is not 0			
Description							n is skipped. If bit i of the data
							current instruction execution,
		ed and a d eed with tl			-	the proper	instruction (2 cycles). Other-
Operation	Skip if [m				5,0.0/.		
Affected flag(s)		1 0					
	то	PDF	OV	Z	AC	С	
			_	_	_		
							1



SUB A,[m]	Subtract	data mem	ory from th	e accumu	ator		
Description		fied data r he accum	memory is sulator.	subtracted	from the o	contents	
Operation	$ACC \leftarrow A$.CC+[m]+	1				
Affected flag(s)							
	то	PDF	OV	Z	AC	С	
		_	\checkmark	\checkmark	\checkmark	\checkmark	
SUBM A,[m]	Subtract	data mem	ory from th	e accumu	ator		
Description	The specified data memory is subtracted from the contents of the accumulator, leaving the result in the data memory.						
Operation	$[m] \leftarrow AC$	C+[m]+1					
Affected flag(s)							
	то	PDF	OV	Z	AC	C	
				\checkmark		\checkmark	
SUB A,x	Subtract i	mmediate	data from	the accun	nulator		
Description			specified l It in the ac			cted from	
Operation	$ACC \leftarrow A$	CC+x+1					
Affected flag(s)							
	ТО	PDF	OV	Z	AC	С	
			\checkmark	\checkmark	\checkmark	\checkmark	
SWAP [m]	Swap nib	bles withir	n the data r	nemory			
Description	The low-c ries) are i		high-order ed.	nibbles of	the specif	ied data	
Operation	[m].3~[m]	.0 ↔ [m].7	7~[m].4				
Affected flag(s)							
	то	PDF	OV	Z	AC	С	
			_	—	—	_	
SWAPA [m]	Swap dat	a memory	and place	result in t	he accum	ulator	
Description			nigh-order i accumulat				
Operation	ACC.3~A	CC.0 ← [r	n].7~[m].4 n].3~[m].0				
Affected flag(s)		-					
	то	PDF	OV	Z	AC	С	
	_	_			_	_	
	L	1	1	1	l	1	



SZ [m]	Skip if dat								
Description				data mem	If the contents of the specified data memory are 0, the following instruction, fetched dur				
	the current instruction execution, is discarded and a dummy cycle is replaced to get t proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).								
Operation	Skip if [m]=0								
Operation	Skip if [m]	=0							
Affected flag(s)	то	DDE	OV	7	10	0	1		
	ТО	PDF	00	Z	AC	C	-		
SZA [m]	Move data	a memory	to ACC, s	kip if 0					
Description	The conte	nts of the	specified d	ata memo	ry are copi	ed to the	accumulator. If the	e conten	
	and a dun	nmy cycle		d to get the	-		ction execution, 2 cycles). Otherw		
Operation	Skip if [m]	=0							
Affected flag(s)		-							
	ТО	PDF	OV	Z	AC	С]		
						_	-		
SZ [m].i	Skip if bit	i of the da	ta memory	/ is 0					
Description	lf bit i of th	e specifie	d data men	nory is 0, t	he followin	g instructi	on, fetched during	g the cur	
Description	instructior	n executio	n, is discar	ded and a	dummy cy	cle is repla	aced to get the pr	-	
Description	instructior	n executio		ded and a	dummy cy	cle is repla	aced to get the pr	-	
Description Operation	instructior	n execution cles). Othe	n, is discar	ded and a	dummy cy	cle is repla	aced to get the pr	-	
·	instructior tion (2 cyc	n execution cles). Othe	n, is discar	ded and a	dummy cy	cle is repla	aced to get the pr	-	
Operation	instructior tion (2 cyc	n execution cles). Othe	n, is discar	ded and a	dummy cy	cle is repla	aced to get the pr	-	
Operation	instructior tion (2 cyc Skip if [m]	n execution cles). Othe l.i=0	n, is discan erwise proc	ded and a ceed with	dummy cy the next in	cle is repla	aced to get the pr	-	
Operation Affected flag(s)	instructior tion (2 cyc Skip if [m] TO 	n execution cles). Othe l.i=0 PDF	n, is discar erwise proo OV	Z	dummy cy the next in AC	Cle is repla struction C	aced to get the pro 1 cycle).	-	
Operation Affected flag(s) TABRDC [m]	instructior tion (2 cyc Skip if [m] TO Move the	PDF ROM cod	n, is discar erwise prod OV e (current	Z	dummy cy the next in AC BLH and o	Cle is repla struction of C — data mem	aced to get the product of the produ	oper inst	
Operation	instructior tion (2 cyc Skip if [m] TO Move the The low b	PDF ROM cod	n, is discar erwise prod OV e (current M code (cu	Z page) to T	dummy cy the next in AC BLH and o	Cle is repla struction of C 	aced to get the pro 1 cycle).	oper inst	
Operation Affected flag(s) TABRDC [m]	instruction tion (2 cyc Skip if [m] TO Move the The low by to the spe	PDF ROM cod yte of ROM	or, is discar erwise prod OV e (current M code (cu a memory	Z page) to T	dummy cy the next in AC BLH and o	Cle is repla struction of C 	aced to get the pro 1 cycle).	oper inst	
Operation Affected flag(s) TABRDC [m] Description	instruction tion (2 cyc Skip if [m] TO Move the The low b to the spe [m] \leftarrow RO	PDF PDF ROM cod yte of ROM codfied data	or, is discar erwise prod OV e (current M code (cu a memory	Z page) to T rrent page	dummy cy the next in AC BLH and o	Cle is repla struction of C 	aced to get the pro 1 cycle).	oper inst	
Operation Affected flag(s) TABRDC [m] Description Operation	instruction tion (2 cyc Skip if [m] TO Move the The low b to the spe [m] \leftarrow RO	PDF PDF ROM cod yte of ROM codfied data	n, is discar erwise prod OV e (current M code (cu a memory ow byte)	Z page) to T rrent page	dummy cy the next in AC BLH and o	Cle is repla struction of C 	aced to get the pro 1 cycle).	oper inst	
Operation Affected flag(s) TABRDC [m] Description	instruction tion (2 cyc Skip if [m] TO Move the The low b to the spe [m] \leftarrow RO	PDF PDF ROM cod yte of ROM codfied data	n, is discar erwise prod OV e (current M code (cu a memory ow byte)	Z page) to T rrent page	dummy cy the next in AC BLH and o	Cle is repla struction of C 	aced to get the pro 1 cycle).	oper inst	
Operation Affected flag(s) TABRDC [m] Description Operation	instruction tion (2 cyc Skip if [m] TO Move the The low b to the spe [m] \leftarrow RO TBLH \leftarrow F	PDF PDF ROM cod yte of ROM code (II ROM code	ov ov ov ov e (current d code (cu a memory ow byte) e (high byte	Z page) to T rrrent page and the hi	dummy cy the next in AC BLH and o b) addresse gh byte tra	Cle is replication of the contract of the cont	aced to get the pro 1 cycle).	oper inst	
Operation Affected flag(s) TABRDC [m] Description Operation	instruction tion (2 cyc Skip if [m] TO Move the The low b to the spe [m] \leftarrow RO TBLH \leftarrow F	PDF PDF ROM cod yte of ROM code (II ROM code	ov ov ov ov e (current d code (cu a memory ow byte) e (high byte	Z page) to T rrrent page and the hi	dummy cy the next in AC BLH and o b) addresse gh byte tra	Cle is replication of the contract of the cont	aced to get the pro 1 cycle).	oper inst	
Operation Affected flag(s) TABRDC [m] Description Operation	instruction tion (2 cyc Skip if [m] TO — Move the The low b to the spe [m] \leftarrow RO TBLH \leftarrow I TO —	PDF PDF ROM code N code (II ROM	ov ov ov ov e (current d code (cu a memory ow byte) e (high byte	Z page) to T rrent page and the hi D Z 	AC AC BLH and o Addresse AC AC AC AC	Cle is repla struction of C C data mem ed by the t insferred C C	aced to get the pro 1 cycle).	oper inst	
Operation Affected flag(s) TABRDC [m] Description Operation Affected flag(s)	instruction tion (2 cyc Skip if [m] TO — Move the The low by to the spe [m] \leftarrow RO TBLH \leftarrow I TO — Move the	PDF PDF ROM cod yte of ROM codie (II ROM code PDF PDF ROM code	n, is discar erwise prod OV e (current M code (cu a memory ow byte) e (high byte OV OV e (last pag	ded and a zeed with Z page) to 7 prent page and the hi b) Z and the hi b) b) b) c b) c b) c b) c </td <td>AC AC A</td> <td>Cle is repla struction of C data mem ed by the t insferred C C a memory</td> <td>aced to get the pro 1 cycle).</td> <td>.P) is mo</td>	AC A	Cle is repla struction of C data mem ed by the t insferred C C a memory	aced to get the pro 1 cycle).	.P) is mo	
Operation Affected flag(s) TABRDC [m] Description Operation Affected flag(s) TABRDL [m]	instruction tion (2 cyc Skip if [m] TO — Move the The low b to the spe $[m] \leftarrow RO$ TBLH $\leftarrow R$ TO — Move the The low b	PDF PDF ROM cod PDF PDF PDF ROM code (II ROM	n, is discar erwise prod OV e (current M code (cu a memory ow byte) e (high byte OV OV e (last pag	Z page) to T rrent page and the hi and the hi b) Z () () () () () () () () () ()	AC A	Cle is repla struction of C data mem ed by the t insferred C C C a memory by the tab	aced to get the pro- 1 cycle). ory able pointer (TBL to TBLH directly.	.P) is mo	
Operation Affected flag(s) TABRDC [m] Description Operation Affected flag(s) TABRDL [m]	instruction tion (2 cyc Skip if [m] TO — Move the The low b to the spe $[m] \leftarrow RO$ TBLH $\leftarrow R$ TO — Move the The low b	PDF PDF ROM code PDF PDF ROM code ROM code PDF ROM code PDF ROM code ROM code ROM code ROM code	n, is discar erwise prod OV e (current M code (cu a memory ow byte) e (high byte) e (high byte) e (last pag M code (la nd the high	Z page) to T rrent page and the hi and the hi b) Z () () () () () () () () () ()	AC A	Cle is repla struction of C data mem ed by the t insferred C C C a memory by the tab	aced to get the pro- 1 cycle). ory able pointer (TBL to TBLH directly.	.P) is mo	
Operation Affected flag(s) TABRDC [m] Description Operation Affected flag(s) TABRDL [m] Description	instruction tion (2 cyc Skip if [m] TO — Move the The low b to the spe [m] \leftarrow RO TBLH \leftarrow I TO — Move the The low b the data m [m] \leftarrow RO	PDF ROM cod yte of ROM code (II ROM code PDF	n, is discar erwise prod OV e (current M code (cu a memory ow byte) e (high byte) e (high byte) e (last pag M code (la nd the high	ded and a ceed with Z page) to T rrent page and the hi e) Z e) to TBL st page) a byte tran	AC A	Cle is repla struction of C data mem ed by the t insferred C C C a memory by the tab	aced to get the pro- 1 cycle). ory able pointer (TBL to TBLH directly.	.P) is mo	
Operation Affected flag(s) TABRDC [m] Description Operation Affected flag(s) TABRDL [m] Description	instruction tion (2 cyc Skip if [m] TO — Move the The low b to the spe [m] \leftarrow RO TBLH \leftarrow I TO — Move the The low b the data m [m] \leftarrow RO	PDF ROM cod yte of ROM code (II ROM code PDF	n, is discaner erwise prod OV e (current M code (cu a memory ow byte) e (high byte) e (high byte) oV e (last pag M code (la nd the high ow byte)	ded and a ceed with Z page) to T rrent page and the hi e) Z e) to TBL st page) a byte tran	AC A	Cle is repla struction of C data mem ed by the t insferred C C C a memory by the tab	aced to get the pro- 1 cycle). ory able pointer (TBL to TBLH directly.	.P) is mo	
Operation Affected flag(s) TABRDC [m] Description Operation Affected flag(s) TABRDL [m] Description Operation	instruction tion (2 cyc Skip if [m] TO — Move the The low b to the spe [m] \leftarrow RO TBLH \leftarrow I TO — Move the The low b the data m [m] \leftarrow RO	PDF ROM cod yte of ROM code (II ROM code PDF	n, is discaner erwise procession OV e (current M code (cu a memory ow byte) e (high byte) e (high byte) OV e (last pag M code (la nd the high ow byte)	ded and a ceed with Z page) to T rrent page and the hi e) Z e) to TBL st page) a byte tran	AC A	Cle is repla struction of C data mem ed by the t insferred C C C a memory by the tab	aced to get the pro- 1 cycle). ory able pointer (TBL to TBLH directly.	.P) is mo	



XOR A,[m]	Logical X0	Logical XOR accumulator with data memory					
Description		Data in the accumulator and the indicated data memory perform a bitwise logical Ex sive_OR operation and the result is stored in the accumulator.					
Operation	$ACC \leftarrow A$	$ACC \leftarrow ACC "XOR" [m]$					
Affected flag(s)							
	то	PDF	OV	Z	AC	С	
	_	—			—		
XORM A,[m]	Logical X(OR data m	nemory witl	n the accu	umulator		
Description			d data mer The result				
Operation	[m] ← AC	C "XOR"	[m]				
Affected flag(s)							
	то	PDF	OV	Z	AC	С	
			—		—		
		Logical XOR immediate data to the accumulator					
XOR A,x	Logical X0	OR immed	liate data t	o the accu	umulator		
XOR A,x Description	Data in the	e accumul	diate data to ator and the s stored in	e specifie	d data perfe		
	Data in the	e accumul he result is	ator and the s stored in	e specifie	d data perfe		
Description	Data in the eration. Th	e accumul he result is	ator and the s stored in	e specifie	d data perfe		

 $\sqrt{}$


Rev. 2.10

40



Package Information


48-pin SSOP (300mil) Outline Dimensions



Symbol	Dimensions in mil					
Symbol	Min.	Nom.	Max.			
А	395	—	420			
В	291	—	299			
С	8	_	12			
C'	613	_	637			
D	85	_	99			
E		25	_			
F	4		10			
G	25		35			
Н	4	_	12			
α	0°	—	8°			



100-pin QFP (14×20) Outline Dimensions




Complete	Dimensions in mm					
Symbol	Min.	Nom.	Max.			
A	18.50	—	19.20			
В	13.90	_	14.10			
С	24.50		25.20			
D	19.90		20.10			
E		0.65				
F	_	0.30				
G	2.50		3.10			
н	_		3.40			
I	_	0.10				
J	1		1.40			
К	0.10	_	0.20			
α	0°		7°			



Product Tape and Reel Specifications

Reel Dimensions




SSOP 48W

Symbol	Description	Dimensions in mm
А	Reel Outer Diameter	330±1.0
В	Reel Inner Diameter	100±0.1
С	Spindle Hole Diameter	13.0+0.5 _0.2
D	Key Slit Width	2.0±0.5
T1	Space Between Flange	32.2+0.3
T2	Reel Thickness	38.2±0.2



Carrier Tape Dimensions



SSOP 48W

Symbol	Description	Dimensions in mm
W	Carrier Tape Width	32.0±0.3
Р	Cavity Pitch	16.0±0.1
E	Perforation Position	1.75±0.1
F	Cavity to Perforation (Width Direction)	14.2±0.1
D	Perforation Diameter	2.0 Min.
D1	Cavity Hole Diameter	1.5+0.25
P0	Perforation Pitch	4.0±0.1
P1	Cavity to Perforation (Length Direction)	2.0±0.1
A0	Cavity Length	12.0±0.1
В0	Cavity Width	16.20±0.1
K1	Cavity Depth	2.4±0.1
K2	Cavity Depth	3.2±0.1
t	Carrier Tape Thickness	0.35±0.05
С	Cover Tape Width	25.5



Holtek Semiconductor Inc. (Headquarters) No.3, Creation Rd. II, Science Park, Hsinchu, Taiwan Tel: 886-3-563-1999 Fax: 886-3-563-1189 http://www.holtek.com.tw

Holtek Semiconductor Inc. (Taipei Sales Office) 4F-2, No. 3-2, YuanQu St., Nankang Software Park, Taipei 115, Taiwan Tel: 886-2-2655-7070 Fax: 886-2-2655-7373 Fax: 886-2-2655-7383 (International sales hotline)

Holtek Semiconductor Inc. (Shanghai Sales Office)

7th Floor, Building 2, No.889, Yi Shan Rd., Shanghai, China 200233 Tel: 021-6485-5560 Fax: 021-6485-0313 http://www.holtek.com.cn

Holtek Semiconductor Inc. (Shenzhen Sales Office)

5/F, Unit A, Productivity Building, Cross of Science M 3rd Road and Gaoxin M 2nd Road, Science Park, Nanshan District, Shenzhen, China 518057 Tel: 0755-8616-9908, 8616-9308 Fax: 0755-8616-9533

Holtek Semiconductor Inc. (Beijing Sales Office)

Suite 1721, Jinyu Tower, A129 West Xuan Wu Men Street, Xicheng District, Beijing, China 100031 Tel: 010-6641-0030, 6641-7751, 6641-7752 Fax: 010-6641-0125

Holtek Semiconductor Inc. (Chengdu Sales Office) 709, Building 3, Champagne Plaza, No.97 Dongda Street, Chengdu, Sichuan, China 610016 Tel: 028-6653-6590 Fax: 028-6653-6591

Holmate Semiconductor, Inc. (North America Sales Office)

46729 Fremont Blvd., Fremont, CA 94538 Tel: 510-252-9880 Fax: 510-252-9885 http://www.holmate.com

Copyright © 2006 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.