



This controller datasheet was downloaded from http://www.crystalfontz.com/controllers/

DOT MATRIX LCD 80-OUT SEGMENT DRIVER

MGENERAL DESCRIPTION

The NJU6445 is a 80-out segment driver providing serial input interface for dot matrix LCD.

It is also suitable for the extension driver of LCD controller driver.

It consists of bi-directional shift register, 80-bit latch, and 80-out high voltage LCD drivers.

The bi-directional shift register performs the efficient extension driver allocation according to the number of characters and easy wiring with the LCD panel.

As the 80-driver has 4 level voltage input to drive the LCD, adjustable driving voltage according to the LCD panel can be supplied from the external power source.

■FEATURES

- ●80-out Segment Driver
- ●80-bit Shift Register (Bi-directional Shift Register)
- Two of Shift Direction Select Terminal
- Fast Data Transmission (Shift Clock 3.3 MHz)
- External Power Supply for LCD Driving Voltage
- ●LCD Driving Voltage -- VDD 3.0V ~ VDD 10.0V
- ●Operating Voltage --- 5.0 V ± 10 %
- Package Outline --- QFP100/Chip
- ●C-MOS Technology

PACKAGE OUTLINE






NJU6445F


NJU6445C

BBLOCK DIAGRAM






■PIN CONFIGURATION



■PAD LOCATION



PAD size : 90um × 90um CHIP size: 3.69 × 2.61mm



■PAD COODINATES

Chip Size 3.69mm × 2.61mm(Chip Center X=0um,Y=0um)

PAD No.	Terminal	X=(um)	Y=(um)	
1	SEG30	-1599	-1183	
2	SEG ₂₉	-1479	-1183	
3	SEG ₂₈	-1359	-1183	
4	SEG ₂₇	-1239	-1183	
5	SEG ₂₆	-1119	-1183	
6	SEG ₂₅	-999	-1183	
7	SEG ₂₄	-879	-1183	
8	SEG23	-759	-1183	
9	SEG22	-639	-1183	
10	SEG21	-519	-1183	
11	SEG20	-399	-1183	
12	SEG ₁₉	-279	-1183	
13	SEG ₁₈	-159	-1183	
14	SEG ₁₇	-39	-1183	
15	SEG ₁₆	81	-1183	
16	SEG16 SEG15			
17	SEG15 SEG14	201	-1183	
18		321	-1183 -1183	
19	SEG ₁₃ SEG ₁₂	441 561	-1183 -1183	
20	SEG ₁₂ SEG ₁₁			
21	SEG ₁₀	681	-1183 -1183	
22		801		
23	SEG ₉	921 1041	-1183	
	SEG ₈		-1183	
24	SEG ₇	1161	-1183	
25	SEG ₆	1281	-1183	
26	SEGs	1401	-1183	
27	SEG4	1521	-1183	
28	SEG ₃	1641	-1183	
29	SEG ₂	1683	-1050	
30 31	SEG ₁	1723	-920 780	
32	VssH	1723	-780	
	V5	1723	-660	
33	V0	1723	-540	
34	V3	1723	-420	
35 36	V2	1723	-300	
36	Vss	1723	-180	
37	LP	1723	-60	
38	NC	Non-		
39	SHL	1723	60	
40	SCL	1723	180	
41	DI	1723	300	
42	DO	1723	420	
43	NC	Non-		
44	LM	1723	540	
45	NC	Non-PAD		
46	Voo	1723	660	
47	NC	Non-		
48	NC	Non-PAD		
49	NC	Non-		
50	DUMMY	1723	780	

PAD No.	Terminal	X=(um)	Y=(um)
51	SEG80	1723	920
52	SEG79	1683	1050
53	SEG79	1641	1183
54	SEG77	1521	1183
55	SEG77	1401	1183
56	SEG76 SEG75	1281	1183
57		1161	1183
58	SEG74 SEG73	1041	1183
59	SEG73	921	1183
60	SEG72	801	1183
61	SEG71	681	1183
62	SEG ₆₉	561	1183
63	SEG69 SEG68	441	1183
64	SEG68	321	1183
65		201	1183
	SEG66	201 81	
66	SEG65 SEG64	-39	1183 1183
68	SEG64 SEG63	-39 -159	1183
69	SEG63 SEG62	-159 -279	1183
70	SEG62 SEG61	-399	1183
71			
72	SEG ₅₉	-519 -639	1183 1183
73	SEG58	-759	1183
74	SEG57	-759 -879	1183
75	SEG ₅₆	-999	1183
76	SEG ₅₅	-1119	1183
77	SEG54	-1119	1183
78	SEG53	-1359	1183
79	SEG ₅₂	-1479	1183
80	SEG ₅₁	-1599	1183
81	SEG ₅₀	-1721	1140
82	SEG ₄₉	-1721	1020
83	SEG48	-1721	900
84	SEG47	-1721	780
85	SEG46	-1721	660
86	SEG45	-1721	540
87	SEG44	-1721	420
88	SEG ₄₃	-1721	300
89	SEG42	-1721	180
90	SEG41	-1721	60
91	SEG40	-1721	-60
92	SEG39	-1721	-180
93	SEG38	-1721	-300
94	SEG ₃₇	-1721	-420
95	SEG36	-1721	-540
96	SEG35	-1721	-660
97	SEG ₃₄	-1721	-780
98	SEG33	-1721	-900
99	SEG ₃₂	-1721	-1020
100	SEG31	-1721	-1140
	02031	1/4/	-1170



■TERMINAL DESCRIPTION

No	SYMBOL	FUNCTION			
1~30 51~100	SEG ₃₀ ~SEG ₁ SEG ₈₀ ~SEG ₃₁	LCD segment driver terminal. Each terminal corresponds to each bit of the shift register			
41	DI	Display data input terminal. The DI terminal is fixed as the input regardless of the shift direction. Display data is input synchronaizing with the clock signal.			
42	DO	Data output terminal. The DO terminal is fixed as the output regardless of the shift direction. The data is output synchronizing with the clock signal.			
40	SCL	Shift register clock pulse input terminal. The data is shifted in the shift register by the falling edge of the clock pulse. A data setup time and hold time are required between data input and SCL. Clock pulse rising time and falling time should be set less than 50ns (MAX) respectively.			
39	SHL	Shift direction select terminal. "H": Shift direction is from 80th bit to 1st bit. "L": Shift direction is from 1st bit to 80th bit. The DI and DO terminals are fixed as input and output respectively regardless of this terminal input level.			
37	LP	Latch pulse input terminal. The data in the shift register is latched to the Latch by this signal. "H": Data leading, "L": Data latch			
44	LM	Alternate signal input for LCD driving.			
46,36	V _{DD} ,Vss	Power supply terminal (connect to the controller's V ₀₀ terminal) Power supply terminal (connect to the controller's V _{ss} terminal)			
33,35,34, 32,31	V ₀ ,V ₂ ,V ₃ , V ₅ ,Vssн	LCD driving power source input terminals. V ₀₀ ≧ V ₂ ≧ V ₃ ≧ V ₅ ≧ V _{SSH}			
38,43,45, 47~49	NC	Non connection (Normally open)			
50	DUMMY	Dummy PAD			

EFUNCTIONAL DESCRIPTION

(1)Shift register control

The 80-bit shift register is bi-directional.

The shift direction of shift register is controlled as shown in below:

Control Terminal	Input	Shift Direction
013	"H"	801
SHL	"L"	1→80

Note) DI and DO terminals are fixed input and output terminal respectively regardless the SHL input level.

(2)LCD driver output truth table

Input Data	Selection/ Non-selection	LM terminal	Driver Output (SEG1 to SEG80)
		"H"	V5
"H"	Selection	"L"	V0
"L"	Non-selection	"H"	V3
L	Non-selection	"L"	V2



■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYMBOL	RATINGS	UNIT	
Supply Voltage(1)	Vpp	-0. 3~+7. 0	V	
Supply Voltage(2) Note1)			٧	
Input Voltage	Vin	-0. 3∼V ₀₀ +0. 3	°C ∨	
Operating Temperature	Торг	-30~+80		
Storage Temperature	Tstg	-55~+150	°C	

Note 1) The relation : $V_{DD} \ge V_0 \ge V_2 \ge V_3 \ge V_5 \ge V_{SSH}$ must be maintained.

MELECTRICAL CHARACTERISTICS

DC Characteristics

 $(V_{DD}=5V \pm 10\%, Ta=20 \sim +75^{\circ}C)$

JO Characteristics			``			
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT
	ViH		0.8Vpp		Voo	٧
Input Voltage Note1)	ViL				0.2Vpp	٧
	Іін	V _{IH} =V _{DD}			1	uA
nput Current Note1)	lı.	VIL=0V	-1			uA
	Vон	l _o =-40uA	4.2			٧
Output Voitage Note2)	Vol	I _o =0.4mA			0.4	٧
Driver On-resistance Note3)	Ron	l _d =0.05mA			5	kΩ
Operating Current (Logic Part)	Isso	(LM,LP)=130us cycle SCL=1.5MHz Every one bit Inverted Data. No Load.		1.1	1.5	mA
Operating Current (LCD Driver Part)	Іѕѕно	(LM,LP)=130us cycle SCL=1.5MHz Every one bit Inverted Data. No Load.		70	100	uA
LCD Driving Voltage	VLCD	Vssн Terminal, Vpp=5V	V _{DD} -3.0		V _{DD} -10	٧

Note 2) Apply to LM, LP, SCL, SHL and DI terminals.

Note 3) Apply to DO terminal.


Note 4) Apply to SEG₁~SEG₈₀ terminals.



AC Characteristics


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT
Propagation Delay Time	tplH(HL)		-	-	250	ns
Maximum Operating Frequency	fsc.	Duty=50%	3.3	-	-	MHz
SCL Pulse Width	tws		125	-	-	ns
LP Pulse Width	twi:		125	-	-	ns
Set Up Time	tset		50	-	-	ns
SCL → LP Time	tsı		250	-	-	ns
LP → SCL Time	tus		0	_	-	ns
Data Hold Time	thold		50	-	-	ns
SCL Rise, Fall Time	trs,trs		-	-	50	ns
LP Rise, Fall Time	tru,tfl		-	-	1	us

■AC CHARACTERISTICS TIMING CHART






■TIMING CHART 1/5 Bias, 1/16 Duty Ratio




■ SEGMENT SIGNAL OUTPUT TIMING



PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT
LP-SEG Output Delay Time	tLPSD	CL=100pF	-	_	4.5	us
LM-SEG Output Delay Time	tLMSD	CL=100pF	-	-	4.5	us



■LCD DRIVING WAVEFORM EXAMPLE 1/5 Bias, 1/16 Duty Ratio



※ Note: In case of V0 terminal connected to the V


□
D

.



■ APPLICATION CIRCUIT

24-character 4-line Display Example (NJU6426 + NJU6445)



NJU6445

MEMO

[CAUTION]
The specifications on this databook are only given for information , without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.