NJU6450A

BIT MAP LCD DRIVER

■ GENERAL DESCRIPTION

The NJU6450A is a bit map LCD driver to display graphics or characters.

It contains 2,560 bit display data RAM, microprocessor interface circuits, instruction decoder, and 16-common and 61-segment drivers.

The bit image display data sent from 8- or 16-bit MPU are stored in the display data RAM and drives Dot Matrix LCD Panel by the common and segment drivers.

The 16-common and 61-segment drivers can drive graphics or 12-character 2-line with icon data.

The NJU6450A can combine with the NJU6450A or 6451A to expand the display capacity to 32 x 122 dots or 16 x 141 dots of graphics or character display by using the extension function of NJU6450A.

Furthermore, the incorporated CR oscillator required minimum external component and the wide operating voltage, low current consumption are useful apply to the small sized battery operated items.

■ PACKAGE OUTLINE

NJU6450AF

5

■ FEATURES

- ● Direct Correspondence between Display Data RAM and
                                                    LCD Pixel
- ● Display Data RAM – 2,560 bits   80 x 8 x 4
- ● Direct Interface with 8- or 16-bit MPU
        (Both of 68 and 80 type MPU can connect directly)
- ● Extension Function (can combine with NJU6450A or 6451A)
- ● Read Out From the Display Data RAM
- ● 16-common and 61-segment Drivers
- ● Programmable Duty Ratio ; 1/16 or 1/32 Duty
- ● Useful Instruction Set
    Display Data Read/Write, Display ON/OFF Cont, Display Data RAM Address Set, Status Read,
    Display Starting Line Set, Static Drive ON/OFF, Duty Ratio Setting, and Read Modify Write,
- ● Low Power Consumption
- ● Incorporated CR Oscillator
- ● Operating Voltage   --- 2.4V~6.0V
- ● LCD Driving Voltage   --- 3.0V~13.5V
- ● Package Outline   --- QFP 100 / Chip
- ● C-MOS Technology

■ PIN CONFIGURATION (NJU6450AFC1)

■ PIN CONFIGURATION (NJU6450AFG1)

Note) Pin configuration of "FG1" package is different from "FC1" package.

New Japan Radio Co., Ltd.

■ BLOCK DIAGRAM

■ PAD LOCATION

Chip Center   X=0um, Y=0um
Chip Size   4860um x 4160um
Chip Thickness 400um ± 30um
Pad Size   92um x 92um

5

■ PAD COORDINATES

Chip Size 4860um x 4160um(Chip Center X=0um, Y=0um)

No.	Terminal Name	X=(um)	Y=(um)
1	COM_5	-2130	-1865
2	COM_6	-1970	-1865
3	COM_7	-1810	-1865
4	COM_8	-1650	-1865
5	COM_9	-1490	-1865
6	COM_{10}	-1330	-1865
7	COM_{11}	-1190	-1865
8	COM_{12}	-1050	-1865
9	COM_{13}	-910	-1865
10	COM_{14}	-770	-1865
11	COM_{15}	-630	-1865
12	SEG_{60}	-490	-1865
13	SEG_{59}	-350	-1865
14	SEG_{58}	-210	-1865
15	SEG_{57}	-70	-1865
16	SEG_{56}	70	-1865
17	SEG_{55}	210	-1865
18	SEG_{54}	350	-1865
19	SEG_{53}	490	-1865
20	SEG_{52}	630	-1865
21	SEG_{51}	770	-1865
22	SEG_{50}	910	-1865
23	SEG_{49}	1050	-1865
24	SEG_{48}	1190	-1865
25	SEG_{47}	1330	-1865
26	SEG_{46}	1490	-1865
27	SEG_{45}	1650	-1865
28	SEG_{44}	1810	-1865
29	SEG_{43}	1970	-1865
30	SEG_{42}	2130	-1865
31	SEG_{41}	2213	-1354
32	SEG_{40}	2213	-1214
33	SEG_{39}	2213	-1074
34	SEG_{38}	2213	-934
35	SEG_{37}	2213	-794
36	SEG_{36}	2213	-654
37	SEG_{35}	2213	-514
38	SEG_{34}	2213	-374
39	SEG_{33}	2213	-234
40	SEG_{32}	2213	-94
41	SEG_{31}	2213	46
42	SEG_{30}	2213	186
43	SEG_{29}	2213	326
44	SEG_{28}	2213	466
45	SEG_{27}	2213	606
46	SEG_{26}	2213	746
47	SEG_{25}	2213	886
48	SEG_{24}	2213	1026
49	SEG_{23}	2213	1166
50	SEG_{22}	2213	1306

No.	Terminal Name	X=(um)	Y=(um)
51	SEG_{21}	2130	1865
52	SEG_{20}	1970	1865
53	SEG_{19}	1810	1865
54	SEG_{18}	1650	1865
55	SEG_{17}	1490	1865
56	SEG_{16}	1330	1865
57	SEG_{15}	1190	1865
58	SEG_{14}	1050	1865
59	SEG_{13}	910	1865
60	SEG_{12}	770	1865
61	SEG_{11}	630	1865
62	SEG_{10}	490	1865
63	SEG_9	350	1865
64	SEG_8	210	1865
65	SEG_7	70	1865
66	SEG_6	-70	1865
67	SEG_5	-210	1865
68	SEG_4	-350	1865
69	SEG_3	-490	1865
70	SEG_2	-630	1865
71	SEG_1	-770	1865
72	SEG_0	-910	1865
73	A_0	-1050	1865
74	OSC_1	-1190	1865
75	OSC_2	-1330	1865
76	E	-1490	1865
77	R/W	-1650	1865
78	V_{SS}	-1810	1865
79	DB_0	-1970	1865
80	DB_1	-2130	1865
81	DB_2	-2213	1330
82	DB_3	-2213	1190
83	DB_4	-2213	1050
84	DB_5	-2213	910
85	DB_6	-2213	770
86	DB_7	-2213	630
87	V_{DD}	-2213	490
88	RST	-2213	350
89	FR	-2213	210
90	V_5	-2213	70
91	V_3	-2213	-70
92	V_2	-2213	-210
93	M/S	-2213	-350
94	V_4	-2213	-490
95	V_1	-2213	-630
96	COM_0	-2213	-770
97	COM_1	-2213	-910
98	COM_2	-2213	-1050
99	COM_3	-2213	-1190
100	COM_4	-2213	-1330

* Pad Size 92um x 92um

■ Terminal Description

No. FG1	No. FC1	Symbol	Function
85	87	V_{DD}	Power Supply : V_{DD}=+5V
76	78	V_{SS}	GND : V_{SS}= 0V
88, 89 90, 92, 93	90, 91 92, 94, 95	V_5, V_4 V_3, V_2, V_1	LCD Driving Voltage Supplying Terminal. Following relation must be maintained. $V_{DD} \geqq V_1 \geqq V_2 \geqq V_3 \geqq V_4 \geqq V_5$
72 73	74 75	OSC_1 OSC_2	Oscillation Resistance (Rf) Connecting Terminal. For external clock operation, the clock should be input from OSC_2.
74	76	E (RD̄)	\<When connect to the 68 type MPU\> Connect to Enable Clock Input Terminal of 68 type MPU. Active "H". \<When connect to the 80 type MPU\> Connect to R̄D̄ Signal Input Terminal of 80 type MPU. Active "L" During this terminal is "L", the Data Bus is output state.
75	77	R/W (W̄R̄)	\<When connect to the 68 type MPU\> Connect to READ/WRITE Control Signal Input Terminal of 68 type MPU. R/W: H=Read, L=Write \<When connect to the 80 type MPU\> Connect to W̄R̄ Signal connecting terminal of 80 type MPU. Active "L". The data on the Data Bus is fetch at the rising edge of this signal.
71	73	A0	Connect to the Address Bus of MPU. The data on the $D_0 \sim D_7$ is distinguished between Display Data and Instruction by this signal. A0: H=Display Data, L=Instruction
77~84	79~86	$D_0 \sim D_7$	Tri-state bilateral Data Bus. The data transmission between 8- or 16-bit MPU and **NJU6450A** is executed by this Bus.
87	89	FR	Alternating signal for LCD Driving output or input terminal. Output or input is determined by master or slave mode which selected by M/S terminal. M/S: Master=Output, Slave=Input (FR)
94~100 1~9	96~100 1~11	COM_0 $\sim COM_{15}$ $(COM_{31}$ $\sim COM_{16})$ (Note)	Common output terminal. One output level out of V_{DD}, V_1, V_4, V_5 is selected by combination of FR and data of common counter.
10~70	12~72	SEG_{60} $\sim SEG_0$	Segment output terminal. One output level out of V_{DD}, V_2, V_3, V_5 is selected by combination of FR and data of Display RAM.
86	88	R̄S̄T̄	Reset and Interface type select terminal. The reset operation is performed by rise or fall edge of this signal. The input level after initialization selects the interface type of 68 or 80 type of MPU.
91	93	M/S (Note)	Master or Slave operation selecting terminal. Connect to V_{DD} or V_{SS}. M/S=V_{DD} : Master , M/S=V_{SS} : Slave The function of FR, $COM_0 \sim COM_{15}$, OSC_1, and OSC_2 is changed by M/S.

For COM output terminal:

FR	H		L	
Data	H	L	H	L
Output	V_5	V_1	V_{DD}	V_4

For SEG output terminal:

FR	H		L	
Data	H	L	H	L
Output	V_{DD}	V_2	V_5	V_3

For R̄S̄T̄:

MPU	Edge	Input Level after Initialization
68 Type	Rise	H
80 Type	Fall	L

For M/S:

M/S	FR	Common Output	OSC_1	OSC_2
Master	Out	$COM_0 \sim COM_{15}$	In	Out
Slave	In	$COM_{31} \sim COM_{16}$	NC	In

(Note) The common scanning order of slave LSI is inverted against the master LSI.

■ Functional Description

(1) Description for each blocks

(1-1) Busy Flag (BF)
When the internal circuits are in the operation mode, the busy flag(BF) is "1", and any instruction except the status read are inhibited.
The busy flag is output at D_7 terminal when status read instruction is executed.
If enough cycle time over than t_{cyc} is kept, no need to check the busy flag.

(1-2) Display Start Line Register
The Display Start Line Register is a pointer register which indicate the address in the Display Data RAM corresponded with COM_0 (normally it display the top line in the LCD Panel).
This register can use for scroll the screen, change the display page and so on.
The Display Start Line instruction set the display start address of the Display Data RAM represented in 5-bit to this register.

(1-3) Line Counter
The Display Start Address stored in the Display Start Line Register is set to the Line Counter when the FR signal out from the NJU6450A is chenging.
The Line Counter count up by synchronizing common signal out from NJU6450A and generate the line address which addressing the read out line of Display Data RAM.

(1-4) Column Address Counter
The column address counter is 7-bit presettable counter which addressing the column address as shown as Fig. 1.
This counter increments "1" up to 50H when the Display Data Read/Write instruction is executed. The count up is stop at 50H (over 50H is non existing address) automatically by the count lock function.
Furthermore, this counter is independent with the Page Register.

(1-5) Page Register
This register gives page address of Display Data RAM as shown Fig. 1.
When the MPU access the data by changing the page, the page address set instruction is required.

(1-6) Display Data RAM
Display Data Ram consist of 2,560 bits stores the bit image display data (each bit correspond to the each pixel so called bit map method). This RAM and MPU are operating independently, therefore, there is
no influence by the unsynchronize rewriting.
The each bit in the Display Data RAM correspond to the each dot of the LCD panel.
    O n = "1"
    Off = "0"
The relation between column address and segment output can inverse by the Address Inverse Instruction ADC as shown Fig. 1.

(1-7) Timing Generator

This Generator generates the common timing and frame signal for 1/16 and 1/32 duty selecting by Duty Select Instruction from the master clock.

In the case of the 1/32 duty, 2 chip of master and slave chip should be combined, and both of common are synchronized by the common multi-chip method. (Refer the figure shown below)

(1-8) Display Data Latch

Display Data Latch stores 80-bit of one line display data for each common cycle which read out from the Display Data RAM temporary and transfer this data to the LCD Driver.

The Display On/Off and Static Drive On/Off controls the latched data only, therefore, the data in the Display Data RAM is no change and keep on remaining.

(1-9) LCD Driving Circuits

This Driver is consists of 80-multiplexer which output the 4-level of LCD driving voltage.

The output waveform is determined by the combination of the data in the Display Data Latch, Common Timing Generator and FR signal

(1-10) Display Timing Generator

This Generator generates the timing signal for the display system by combination of the master clock and Frame Driving Signal FR. The Frame Driving Signal FR has a function to generate the 2 frame alternative driving method waveform for the LCD panel, and synchronizing the line counter and common timing generator to the master LSI. Therefore, the FR signal must be 50% duty ratio clock signal which synchronized with the frame signal.

5

Page Address D1,D0=	DATA	Display Pattern	Line Address	Common Output Example Common Output
0, 0	D_0		00H	COM16
	D_1		01	COM17
	D_2		02	COM18
	D_3		03	COM19
	D_4	0 Page	04	COM20
	D_5		05	COM21
	D_6		06	COM22
	D_7		07	COM23
0, 1	D_0		08	COM24
	D_1		09	COM25
	D_2		0A	COM26
	D_3		0B	COM27
	D_4	1 Page	0C	COM28
	D_5		0D	COM29
	D_6		0E	COM30
	D_7		0F	COM31
1, 0	D_0		10	COM 0
	D_1		11	COM 1
	D_2		12	COM 2
	D_3		13	COM 3
	D_4	2 Page	14	COM 4
	D_5		15	COM 5
	D_6		16	COM 6
	D_7		17	COM 7
1, 1	D_0		18	COM 8
	D_1		19	COM 9
	D_2		1A	COM10
	D_3		1B	COM11
	D_4	3 Page	1C	COM12
	D_5		1D	COM13
	D_6		1E	COM14
	D_7		1F	COM15

Start Point, 1/16

| Column Address	ADC	D_0=0	00	01	02	03	04	05	06	07	·············· →	4F
		D_0=1	4F	4E	4D	4C	4B	4A	49	48	← ··············	00
Segment Term.			0	1	2	3	4	5	6	7	·········· 60	79

Fig. 1. Correspondence with Display Data RAM and address (For example the display start line is 10th and 1/32 duty)

(1-11) Oscillating Circuits

This Oscillator is a low power type CR oscillator which generates the master clock.
The oscillation frequency is adjusted by the external resistance of Rf only as shown below.
When the external clock operation, the same phase clock of OSC_2 of master LSI must be input
to the OSC_2 terminal of slave LSI .

※1 The Rf value should be smaller than the recommended value as the oscillation frequency
     becomes low, if the storage capacitance of this portion is high.
※2 The C-MOS buffer is required if the master LSI drives 2 or more slave LSI.

(1-12) Reset Circuits

The NJU6450A performs following initialization by detecting the rising or falling edge of the
$\overline{RST}$ input after the power turns on.

Initialization
 ① Display Off
 ② Set the 1st line to the Display Start Register
 ③ Static Drive Off
 ④ Set the address "0" to the Column Address Counter
 ⑤ Set the page "3" to the Page Address Register
 ⑥ Select the 1/32 duty
 ⑦ Select the ADC : Counterclockwise output
                 (ADC instruction D_0 = "0", ADC status flag "1")
 ⑧ Read Modify Write Mode Off

The $\overline{RST}$ terminal input level is used to select the interface of 80 or 68 type MPU as shown
in Table. 2. Therefore, the "H" level input through the inverter is required when connect-
ing the 80 type MPU, and "L" level input is required when connecting the 68 type MPU as
shown in application circuits 1.
The $\overline{RST}$ terminal must be connect to the Reset Terminal of MPU and reset at same time with it.
The dead-lock may occur if the no initialization by the $\overline{RST}$ terminal when the power terns on.
By the RESET instruction, the initialization of ② and ⑤ mentioned above are executed.

(2) Instruction

The NJU6450A distinguish the signal on the data bus by combination of A0 and R/W($\overline{RD},\overline{WR}$).
Normally, the busy check is not required as the NJU6450A is operating so first because of the
decode of the instruction and execution are performs only depend on the internal timing which
not depend on the external clock.
The Table. 1 shows the instruction codes of the NJU6450A.

Table 1. Instruction Code

Instruction	A0	$\overline{RD}$	$\overline{WR}$	D7	D6	D5	D4	D3	D2	D1	D0	Description
Display On / Off	0	1	0	1	0	1	0	1	1	1	0/1	Whole Display On/Off. 1:On,0:Off(Power Save mode if the static Drive On)
Display Start Line	0	1	0	1	1	0	Display Start Address (1~31)					Determine the Display Line correspond to the COM₀.
Page Address Set	0	1	0	1	0	1	1	1	0	Page (0~3)		Set the Page of Disp. Data RAM to the Page Register.
Column Address Set	0	1	0	0	Column Address (0~79)							Set the Column Address of Display Data RAM to the Column Register.
Status Read	0	0	1	BUSY	ADC	ON / OFF	RESET	0	0	0	0	Read the status. BUSY 1:Working 0:Ready ADC 1:Clockwise Output 0:Counterclockwise ON/OFF1:Disp Off 0:Disp On RESET 1:Reset 0:Normal
Write Display Data	1	1	0	Write Data								Write the data to the Display Data RAM. / Access the predetermined address of the Display Data RAM.
Read Display Data	1	0	1	Read Data								Read the data from the Display Data RAM. / The Column address increment "1" after read or write.
ADC Select	0	1	0	1	0	1	0	0	0	0	0/1	Determine the clockwise or counterclockwise reading of the Display Data RAM. 0:Clockwise Output 1:Counterclockwise Output
Static Drive On / Off	0	1	0	1	0	1	0	0	1	0	0/1	Select the Dynamic or Static Driving. 1:Static Driving (Power Saving) 0:Dynamic Driving
Duty Ratio Select	0	1	0	1	0	1	0	1	0	0	0/1	Select the duty ratio. 1:1/32 Duty 0:1/16 Duty
Read Modify Write	0	1	0	1	1	1	0	0	0	0	0	Increment the Column Address register when writing but no-change when reading.
End	0	1	0	1	1	1	0	1	1	1	0	Release from the Read Modify Write Mode.
Reset	0	1	0	1	1	1	0	0	0	1	0	Set the Display Start Line Register to 1st line, Page Add. Register to "3".
Power Save (Dual Command)	0	1	0	1	0	1	0	1	1	1	0	Set the power save mode by selecting Display Off and Static Driving On.
	0	1	0	1	0	1	0	0	1	0	1	

5

(3) Explanation of Instruction Code.

(a) Display On/Off
This instruction executes whole display On/Off no relation with the data in the Display Data RAM and internal conditions.

	A0	$\overline{RD}$	R/W $\overline{WR}$	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
Code	0	1	0	1	0	1	0	1	1	1	D

D 0 : Display On
   1 : Display Off

When the static driving mode is selected (static drive On) in display Off status, the internal circuits put on the power save mode.

(b) Display Start Line
This instruction set the line address as shown Fig. 1. The selected line in the Display Data RAM correspond to the COM₀ which display at the top of LCD panel.
The display area is set automatically from the selected line to the line which increased the number of duty ratio.
Therefore, the smooth scroll for vertical direction by changing the start line address one by one or page switching are available by this instruction.

	A0	$\overline{RD}$	R/W $\overline{WR}$	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
Code	0	1	0	1	1	0	A_4	A_3	A_2	A_1	A_0

A_4	A_3	A_2	A_1	A_0	Line Address
0	0	0	0	0	0
				1	1
1	1	1	1	0	1E
1	1	1	1	1	1F

(c) Page Address Set
When MPU access the Display Data RAM, the page address corresponded to the row address must be selected.
The access in the Display Data RAM is available by setting the page and column address.
(Refer the Fig. 1.)
The display is no change when the page address is changed.

	A0	$\overline{RD}$	R/W $\overline{WR}$	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
Code	0	1	0	1	0	1	1	1	0	A_1	A_0

A_1	A_0	Page
0	0	0
0	1	1
1	0	2
1	1	3

(d) Column Address Set

This instruction set the column address in the Display Data RAM.(See Fig.1.)
When the MPU access the Display Data RAM continuously, the column address increase "1"
automatically, therefore, the MPU can access the data only without address setting.
The increment of the column address is stopped by the address of 50$_H$ automatically, but the
page address is no change even if the column address increase to 50$_H$ and stop.

	A0	$\overline{RD}$	R/W $\overline{WR}$	D$_7$	D$_6$	D$_5$	D$_4$	D$_3$	D$_2$	D$_1$	D$_0$
Code	0	1	0	0	A$_6$	A$_5$	A$_4$	A$_3$	A$_2$	A$_1$	A$_0$

A$_6$	A$_5$	A$_4$	A$_3$	A$_2$	A$_1$	A$_0$	Column Add.
0	0	0	0	0	0	0	0
0	0	0	0	0	0	1	1
1	0	0	1	1	1	0	4E
1	0	0	1	1	1	1	4F

(e) Status Read

This instruction read out the internal status.

	A0	$\overline{RD}$	R/W $\overline{WR}$	D$_7$	D$_6$	D$_5$	D$_4$	D$_3$	D$_2$	D$_1$	D$_0$
Code	0	0	1	BUSY	ADC	ON/OFF	RESET	0	0	0	0

BUSY : BUSY=1 indicate the operating or the Reset cycle.
The instruction can be input after the BUSY status change to "0".

ADC : Indicate the output correspondence of column(segment) address and segment driver.
0 : Counterclockwise Output(Inverse) Column Address 79-n ←→ Segment Driver n
1 : Clockwise Output (Normal) Column Address n ←→ Segment Driver n

ON/OFF : Indicate the whole display On/Off status.
0 : Whole Display "On"
1 : Whole Display "Off"
(Note) The data "0=On" and "1=Off" of Display On/Off status read out is inverted with
the Display On/Off instruction data of "1=On" and "0=OFf".

RESET : Indicate the initialization period by $\overline{RST}$ signal or reset instruction.
0 : —
1 : Initialization Period

(f) Write Display Data

This instruction write the 8-bit data on the data bus into the Display Data RAM.
The column(segment) address increase "1" automatically when writing, therefore, the MPU can
write the 8-bit data into the Display Data RAM without address setting.

	A0	$\overline{RD}$	R/W $\overline{WR}$	D$_7$	D$_6$	D$_5$	D$_4$	D$_3$	D$_2$	D$_1$	D$_0$
Code	1	1	0				Write Data				

(g) Read Display Data

This instruction read out the 8-bit data from Display Data RAM which addressed by the column and page address. In case of the Read Modify Write Mode is Off, the column address increase "1" automatically after each read out, therefore, the MPU can read out the 8-bit data from the Display Data RAM continuously without address setting.

One time of dummy read must be required after column address set as explain in (4-3).

	A0	$\overline{RD}$	R/W $\overline{WR}$	D₇	D₆	D₅	D₄	D₃	D₂	D₁	D₀
Code	1	0	1				Read Data				

(h) ADC Select

This instruction set the correspondence of column address in the Display Data RAM and segment driver output. (See Fig. 1.) Therefore, the order of segment output can be changed by the software, and no restriction of the LSI placement against the LCD panel.

	A0	$\overline{RD}$	R/W $\overline{WR}$	D₇	D₆	D₅	D₄	D₃	D₂	D₁	D₀
Code	0	1	0	1	0	1	0	0	0	0	D

D   0 : Clockwise Output   (Inverse)
    1 : CounterClockwise Output (Normal)

(i) Static Drive On/Off

This instruction executes the all common output terns on and whole display on obligatory.

	A0	$\overline{RD}$	R/W $\overline{WR}$	D₇	D₆	D₅	D₄	D₃	D₂	D₁	D₀
Code	0	1	0	1	0	1	0	0	1	0	D

D   0 : Static Drive Off (Normal Operation)
    1 : Static Drive On   (Whole Display Turns On)

When the Display Off mode is selected (Display Off) in Static Drive On status, the internal circuits put on the power save mode.

(j) Duty Select

This instruction set the LCD driving duty ratio.

	A0	$\overline{RD}$	R/W $\overline{WR}$	D₇	D₆	D₅	D₄	D₃	D₂	D₁	D₀
Code	0	1	0	1	0	1	0	1	0	0	D

D   0 : 1/16 duty
    1 : 1/32 duty

(k) Read Modify Write

After this instruction is executed, the column address increase "1" automatically when Display Data Write Instruction execution, but the address is not changed when the Display Data Read Instruction execution.

This status continues during End instruction execution. When the End instruction is entered the column address back to the address where Read Modify Write instruction entering.

By this function, the load of MPU for example cyclic data writing operation like as cursor blink etc., can be reduced.

	A0	$\overline{RD}$	R/W $\overline{WR}$	D7	D6	D5	D4	D3	D2	D1	D0
Code	0	1	0	1	1	1	0	0	0	0	0

Note) During the Read Modify Write mode, any instruction except Column Address Set can be executed.

(1) Sequence of cursor display

Page Address Set
Column Address Set
Read Modify Write
Dummy Read
Data Read
Data Write
Finish ? No / Yes
End

(m) End

This instruction release the Read Modify Write mode and the column address back to the address where the read modify write mode setting.

	A0	$\overline{RD}$	R/W $\overline{WR}$	D7	D6	D5	D4	D3	D2	D1	D0
Code	0	1	0	1	1	1	0	1	1	1	0

Column Address n, n+1, n+2, n+m, Return n
Read Modify Write — End

(n) Reset

This instruction executes the following initialization.

Initialization
① Set the 1st line in the Display Start Line Register.
② Set the page 3 in the Page Register.

In this time, there are no influence to the Display Data RAM.

	A0	$\overline{RD}$	R/W $\overline{WR}$	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
Code	0	1	0	1	1	1	0	0	0	1	0

The reset signal input to the $\overline{RST}$ terminal must be required for the initialization when the power terns on.

(Note) The initialization when the power turns on can not be executed by Reset instruction.

(o) Power Save(Dual Command)

When both of Display Off and Static Drive On are executed, the internal circuits put on the power save mode and the current consumption is reduced as same as stand by current.
The internal status in this mode are as follows;

① Stop the LCD driving. Segment and Common drivers output V_{DD} level.
② Stop the oscillation or inhibit the external clock input. Then the terminal OSC_2 becomes floating status.
③ Keeping the display data and operating mode.

The power save mode is released by Display on or static drive off instruction.
To reduce the total power consumption, the current flow on the bleeder resistance must be cut by the transistor etc. during the power save mode as shown below.

V_{DD}

	V_{DD}
	V_1
	V_2
	NJU6450A
	V_3
	V_4
	V_5

Power Save Signal

LCD Driving Voltage

(4) MPU Interface

(4-1) 68 or 80 type MPU interface selection.
The **NJU6450A** can interface both of 68 or 80 type MPU bus directly by setting the $\overline{\text{RST}}$ level after reset instruction entered as shown Table. 2.
The data transfer is executed between $D_0 \sim D_7$ of **NJU6450A** and the MPU data bus.

Table. 2.

Level of $\overline{\text{RST}}$	Type of MPU	A0	E	R/W	$D_0 \sim D_7$
"H"	68 type	↑	↑	↑	↑
"L"	80 type	↑	$\overline{\text{RD}}$	$\overline{\text{WR}}$	↑

(4-2) Discrimination of the data bus signal.
The **NJU6450A** discriminates the data bus signal by combination of A0, E($\overline{\text{RD}}$), and R/W($\overline{\text{WR}}$) signals as shown Table. 3.

Table. 3.

Common	68 type	80 type		Function
A0	R/W	$\overline{\text{RD}}$	$\overline{\text{WR}}$	
1	1	0	1	Display Data Read out
1	0	1	0	Display Data Write
0	1	0	1	Status Read
0	0	1	0	Command Input to the Register

(4-3) Access to the Display Data RAM and Internal Register.
The **NJU6450A** is operating as one of Pipe-line processor by the bus-holder connecting to the internal data bus to adjust the operation frequency between MPU and the Display Data RAM or Internal Register.
For example, when the MPU write the data into the Display Data RAM, the data is held in the bus-holder at once then write into the Display Data RAM by next data write cycle.
Therefore high speed data transmission between MPU and **NJU6450A** is available because of the limitation of access time of **NJU6450A** locking from MPU is just determined by the cycle time only which ignored the access time of t_{ACC} and t_{DS} of Display Data RAM.
If the cycle time can not be kept in the MPU operation, NOP operation cycle must be insert which equivalent to the waiting operation.
Please note that the read out data is a address data when the read out execution just after the address setting.   Therefore, one dummy read is required after address setting or write cycle as shown in Fig. 2.

· Write operation

```
        ┌ WR
MPU     │
        │ DATA
        └

        ┌ Internal
Internal│ DATA BUS
Timing  │
        └ WR
```

| | N | N+1 | N+2 | N+3 |

· Read operation

```
        ┌ WR
        │
MPU     │ RD
        │
        │ DATA
        └
```

| Adress Set N | Dummy Read | DATA Read N | DATA Read N+1 |

```
        ┌ WR
        │
        │ RD
Internal│
Timing  │ Column
        │ Adress
        │
        │ Internal
        └ DATA BUS
```

5

Fig.2 MPU Interface Timing

■ ABSOLUTE MAXIMUM RATINGS   (Ta=25°C)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage (1)	V_{DD}	$-0.3 \sim +7.0$	V
Supply Voltage (2)	$V_1 \sim V_5$ (3)	$V_{DD}-13.5 \sim V_{DD}+0.3$	V
Input Voltage	V_{IN}	$-0.3 \sim V_{DD}+0.3$	V
Operating Temperature	Topr	$-30 \sim +80$	°C
Storage Temperature	Tstg	$-55 \sim +125$	°C

Note 1) If the LSI are used on condition above the absolute maximum ratings, the LSI may be destroyed. Using the LSI within electrical characteristics is strongly recommended for normal operation. Use beyond the electric characteristics conditions will cause malfunction and poor reliability.

Note 2) All voltage values are specified as V_{SS} = 0 V.

Note 3) The relation : $V_{DD} \geqq V_1 \geqq V_2 \geqq V_3 \geqq V_4 \geqq V_5$ must be maintained.

■ ELECTRICAL CHARACTERISTICS   (V_{DD}=5V±10%, V_{SS}=0V, Ta=−20~+75°C)

PARAMETER		SYMBOL	CONDITIONS		MIN	TYP	MAX	UNIT	Note
Operating Voltage(1)	Recommend	V_{DD}			4.5	5.0	5.5	V	
	Available				2.4		5.5		4
Operating Voltage(2)	Recommend	V_5			$V_{DD}-13.5$		$V_{DD}-3.5$	V	
	Available				$V_{DD}-13.5$				
	Available	V_1, V_2	$V_{LCD}=V_{DD}-V_5$		$V_{DD}-0.6 \times V_{LCD}$		V_{DD}		
	Available	V_3, V_4			V_5		$V_{DD}-0.4 \times V_{LCD}$		
Input Voltage	1	V_{IHT}	AO, $D_0 \sim D_7$, E, R/W		2.0		V_{DD}	V	
		V_{ILT}		Terminals	V_{SS}		0.8		
	2	V_{IHC}	OSC_2, FR, M/S, $\overline{RST}$		$0.8 \times V_{DD}$		V_{DD}		
		V_{ILC}		Terminals	V_{SS}		$0.2 \times V_{DD}$		
Output Voltage		V_{OHT}	$D_0 \sim D_7$	$I_{OH}=-3.0mA$	2.4			V	
		V_{OLT}	Terminals	$I_{OL}=3.0mA$			0.4		
	1	V_{OHC1}	FR Terminal	$I_{OH}=-2.0mA$	2.4				
		V_{OLC1}		$I_{OL}=2.0mA$			0.4		
	2	V_{OHC2}	OSC_2	$I_{OH}=-120uA$	$0.8 \times V_{DD}$				
		V_{OLC2}	Terminal	$I_{OL}=120uA$			$0.2 \times V_{DD}$		
Input Leakage Current		I_{LI}	AO, E, R/W, OSC_1, OSC_2, $\overline{RST}$		−1.0		1.0	uA	
		I_{LO}	$D_0 \sim D_7$, FR Terminals		−3.0		3.0		5
Driver On-resistance		R_{ON}	SEG, COM Term Ta=25°C	$V_5=V_{DD}-5.0V$		5.0	7.5	kΩ	6
				$V_5=V_{DD}-3.5V$		10.0	50.0		
Stand-by Current		I_{DDQ}	M/S=V_{SS}, OSC_2=FR=V_{DD}			0.05	1.0	uA	
Operating Current		I_{DD1}	Display V_5=−5.0V, Rf=1MΩ			9.5	15.0	uA	
		I_{DD2}	Accessing, tcyc=200kHz			300	500		7
Oscillation Freq.		fosc	Rf=1MΩ±2%		15	18	21	kHz	
Reset time		t_r	$\overline{RST}$ Terminal		1.0		1000	us	

Note 4) NJU6450A can operate wide operating range, but it is not guarantee immediate voltage changing during the accessing of the MPU.

Note 5) Apply to the High-impedance state of D0 to D7 and FR terminals.
Note 6) R$_{ON}$ is the resistance values between power supply terminals(V$_1$,V$_2$,V$_3$,V$_4$) and each output
terminals of common and segment supplied by 0.1V.
Note 7) The IDD2 is specified under the condition of cyclic(tcyc)inverted data input continuously.
The operating current during the accessing is proportionate to the frequency of tcyc.
In the no accessing it is as same as IDD1.

■ BUS TIMING CHARACTERISTICS

・Read / Write operation sequence (68 Type MPU)

(V$_{DD}$=5.0V±10%,V$_{SS}$=0V,Ta=-20～+75℃)

PARAMETER		SYMBOL	MIN	MAX	CONDITION	UNIT
Address Set Up Time	AO, R/W Terminals	t$_{AW6}$	20			
Address Hold Time		t$_{AH6}$	10			
System Cycle Time		t$_{CYC6}$	1000			
Enable Pulse Width Read	E Terminal	t$_{EW}$	100			
Enable Pulse Width Write			80			ns
Data Set Up Time	D$_0$～D$_7$ Terminals	t$_{DS6}$	80			
Data Hold Time		t$_{DH6}$	10			
Access Time		t$_{ACC6}$		90	C$_L$=100pF	
Output Disable Time		t$_{CH6}$	10	60		

Note 8) Input signal rise time(t$_r$) and fall time(t$_f$) are less than 15ns.

fig.3 Bus Read / Write operation sequence (68 Type MPU)

· Read / Write operation sequence (80 Type MPU)

(V_{DD}=5.0V±10%, V_{SS}=0V, Ta=-20~+75°C)

PARAMETER		SYMBOL	MIN	MAX	CONDITION	UNIT
Address Set Up Time	A0	t_{AW8}	20			
Address Hold Time	Terminal	t_{AH8}	10			
System Cycle Time	$\overline{RW}$, $\overline{WR}$	t_{CYC8}	1000			
Control Pulse Width	Terminals	t_{CC}	200			ns
Data Set Up Time		t_{DS8}	80			
Data Hold Time	$D_0 \sim D_7$	t_{DH8}	10			
RD Access Time	Terminals	t_{ACC8}		90	C_L=100pF	
Output Disable Time		t_{CH8}	10	60		

Note 9) Input signal rise time(t_r) and fall time(t_f) are less than 15ns.

fig.4 Bus Read / Write operation sequence (80 Type MPU)

· Display control timing characteristics (Both of 68 and 80 type MPU)

Input Timing $(V_{DD}=5.0V\pm10\%, V_{SS}=0V, Ta=-20\sim+75°C)$

PARAMETER	SYMBOL	MIN	TYP	MAX	CONDITION	UNIT
"L" level Pulse Width	t_{WLOSC2}	35				us
"H" level Pulse Width	t_{WHOSC2}	35				
Rise Time	t_r		30	150		ns
Fall Time	t_f		30	150		
FR Delay Time (NJU6450A Slave)	t_{DFR}	-2.0		2.0		us

Output Timing

PARAMETER	SYMBOL	MIN	TYP	MAX	CONDITION	UNIT
FR Delay Time (NJU6450A Master)	t_{DFR}		0.2	0.4	$C_L=100pF$	us

fig.5 Display control timing characteristics

■ LCD DRIVING WAVEFORM

1/5 BIAS, 1/16 DUTY ⟶

1/6 BIAS, 1/32 DUTY ⟶

■ APPLICATION CIRCUITS 1

・68 type MPU Interface

・80 type MPU Interface

■ APPLICATION CIRCUITS 2

(1) 16 x 61 dots Driving Application Circuits (NJU6450A Single Operation)

5

(2) 32 x 122 dots Driving Application Circuits
　　　　　　　(Common and Segment Drivers Extension by using two of NJU6450A)

(3) 16 x 141 dots Driving Application Circuits
(Segment Drivers Extension by using NJU6451A)

MEMO