■ PACKAGE OUTLINE



NJU6450A

BIT MAP LCD DRIVER

GENERAL DESCRIPTION

The NJU6450A is a bit map LCD driver to display graphics or characters.


It contains 2,560 bit display data RAM, microprocessor interface circuits, instruction decoder, and 16-common and 61-segment drivers.

The bit image display data sent from 8- or 16-bit MPU are stored in the display data RAM and drives Dot Matrix LCD Panel by the common and segment drivers.

The 16-common and 61-segment drivers can drive graphics or 12-character 2-line with icon data.

The NJU6450A can combine with the NJU6450A or 6451A to expand the display capacity to 32×122 dots or 16×141 dots of graphics or character display by using the extension function of NJU6450A.

Furthermore, the incorporated CR oscillator required minimum external component and the wide operating voltage, low current consumption are useful apply to the small sized battery operated items.



NJU6450AF

FEATURES

Direct Correspondence between Display Data RAM and

LCD Pixel


- Display Data RAM 2,560 bits 80 x 8 x 4
- Direct Interface with 8- or 16-bit MPU
- (Both of 68 and 80 type MPU can connect directly)
- Extension Function (can combine with NJU6450A or 6451A)
- Read Out From the Display Data RAM
- 16-common and 61-segment Drivers
- Programmable Duty Ratio ; 1/16 or 1/32 Duty

Useful Instruction Set
Display Data Read/Write, Display ON/OFF Cont, Display Data RAM Address Set, Status Read,
Display Starting Line Set, Static Drive ON/OFF, Duty Ratio Setting, and Read Modify Write,


- Low Power Consumption
- Incorporated CR Oscillator
- Operating Voltage --- 2.4V~6.0V
- LCD Driving Voltage --- 3.0V~13.5V
- Package Outline --- QFP 100 / Chip
- C-MOS Technology

■ PIN CONFIGURATION (NJU6450AFC1)

JRC



■ PIN CONFIGURATION (NJU6450AFG1)




Note) Pin configuration of "FG1" package is different from "FC1" package.

New Japan Radio Co., Ltd.




BLOCK DIAGRAM





PAD LOCATION



Chip Center	X=Oum, Y=Oum
Chip Size	4860um x 4160um
Chip Thickness	400um ± 30um
Pad Size	92um x 92um



NJU6450A

PAD COORDINATES

Chip Size 4860um x 4160um(Chip Center X=0um,Y=0um)

No.	Terminal Name	X=(um)	Y=(um)		
1	COM₅	-2130	-1865		
2	COM6	-1970	-1865		
3	COM7	-1810	-1865		
4	COM8	-1650	-1865		
5	C O M 9	-1490	-1865		
6	COM10	-1330	-1865		
7	COM	-1190	-1865		
8	COM ₁₂	-1050	-1865		
9	COM ₁₃	- 910	-1865		
10	COM14	- 770	-1865		
11	COM15	- 630	-1865		
12	SEG 60	- 490	-1865		
13	SEG 59	- 350	-1865		
14	SEG 58	- 210	-1865		
• 15	SEG 57	- 70	-1865		
16	SEG 56	70	-1865		
17	SEG 55	210	-1865		
18	SEG 54	350	-1865		
10	SEG 53	490	-1865		
		630	-1865		
20	SEG 5 2 SEG 5 1	770	-1865		
22	SEG 50	910	-1865		
23	SEG ₄₉	1050	-1865		
24	SEG 48	1190	-1865		
25	SEG 47	1330	-1865		
26	SEG ₄₆	1490	-1865		
27	SEG ₄₅	1650	-1865		
28	SEG 4 4	1810	-1865		
29	SEG ₄₃	1970	-1865		
30	SEG ₄₂	2130	-1865		
31	SEG ₄₁	2213	~1354		
32	SEG₄₀	2213	-1214		
33	SEG 39	2213	-1074		
34	S E G 38	2213	- 934		
35	SEG 37	2213	- 794		
36	SEG 36	2213	- 654		
37	S E G 3 5	2213	- 514		
38	SEG 34	2213	- 374		
39	S E G 3 3	2213	- 234		
40	S E G 3 2	2213	- 94		
41	S E G 3 1	2213	46		
42	S E G 30	2213	186		
43	SEG 29	2213	326		
44	S E G 28	2213	466		
45	S E G 27	2213	606		
46	S E G 2 6	2213	746		
47	S E G 2 5	2213	886		
48	S E G 2 4	2213	1026		
49	S E G 2 3	2213	1166		
-50	SEG 22	2213	1306		
* Pad S					

No.	Terminal Name	X=(um)	Y=(um)
51	SEG21	2130	1865
52	SEG 20	1970	1865
53	S E G 19	1810	1865
54	SEG18	1650	1865
55	S E G 17	1490	1865
56	SEG16	1330	1865
57	S E G 1 5	1190	1865
58	S E G 1 4	1050	1865
59	SEG13	910	1865
60	S E G 1 2	770	1865
61	SEG11	630	1865
62	SEG 10	490	1865
63	SEG,	350	1865
64	SEG 8	210	1865
65	SEG7	70	1865
66	SEG 6	- 70	1865
67	SEG₅	- 210	1865
68	SEG₄	- 350	1865
69	SEG3	- 490	1865
70	SEG2	- 630	1865
71	SEG	- 770	1865
72	SEGo	- 910	1865
73	A o	-1050	1865
74	OSC1	-1190	1865
75	OSC ₂	-1330	1865
76	E	-1490	1865
77	R/W	-1650	1865
78	Vss	-1810	1865
79	DB ₀	-1970	1865
80	D B 1	-2130	1865
81	DB2	-2213	1330
82	DB3	-2213	1190
83	DB4	-2213	1050
84	DB₅	-2213	910
85	DB ₆	-2213	770
86	DB7	-2213	630
87	V DD	-2213	490
88	RST	-2213	350
89	FR	-2213	210
90	V 5	-2213	70
91	V 3	-2213	- 70
92	V 2	-2213	- 210
93	M/S	-2213	- 350
94	V 4	-2213	- 490
95	V 1	-2213	- 630
96	COMo	-2213	- 770
97	COM1	-2213	- 910
98	COM ₂	-2213	-1050
99	COM ₃	-2213	-1190
100	C O M 4	-2213	-1330

5

JRC

N J U 6 4 5 0 A

Terminal	Descripti	on	
No		Symbol	Function
FG1 85	FC1 87	VDD	Power Supply : Vpp=+5V
76	78	Vss	GND : V _{ss} = OV
88, 89 90, 92, 93	90, 91 92, 94, 95	V5, V4 V3, V2, V1	LCD Driving Voltage Supplying Terminal. Following relation must be maintained. $V_{DD} \ge V_1 \ge V_2 \ge V_3 \ge V_4 \ge V_5$
72	74		Oscillation Resistance (Rf) Connecting Terminal.
73	75	OSC2 E	For external clock operation, the clock should be input from OSC ₂ .
		(RD)	<pre><when 68="" connect="" mpu="" the="" to="" type=""> Connect to Enable Clock Input Terminal of 68 type MPU. Active "H". <when 80="" connect="" mpu="" the="" to="" type=""> Connect to RD Signal Input Terminal of 80 type MPU. Active "L" During this terminal is "L", the Data Bus is output state.</when></when></pre>
75	77	R/W (WR)	When connect to the 68 type MPU> Connect to READ/WRITE Control Signal Input Terminal of 68 type MPU. R/W H Status Read When connect to the 80 type MPU> Connect to WR Signal connecting terminal of 80 type MPU. Active "L". The data on the Data Bus is fetch at the rising edge of this signal.
71	73	AO	Connect to the Address Bus of MPU. The data on the D ₀ ~D ₇ is distin- guished between Display Data and Instruction by this signal. AO H L Data Display Data Instruction
77~84	79~86	D o~ D 7	Tri-state bilateral Data Bus. The data transmission between 8- or 16-bit MPU and NJU6450A is executed by this Bus.
87	89	FR	Alternating signal for LCD Driving output or input terminal. Output or input is determined by master or slave mode which selected by M/S terminal. <u>M/S Master Slave</u> FR Output Input
94~100	96~100	COM₀ ~COM₁₅	Common output terminal. One output level out of V_{DD} , V_1 , V_4 , V_5 is selected by combination of FR and data of common counter.
1~9	1~11	(COM₃₁ ~COM₁₀) (Note)	FRHLDataHLHOutput V_5 V_1 V_{DD}
10~70	12~72	SEG₅₀ ∼SEG₀	Segment output terminal.One output level out of V_{DD} , V_2 , V_3 , V_5 is selected by combination of FR and data of Display RAM.FRHLHDataHLHOutput V_{DD} V2V5V3
86	88	RST	Reset and Interface type select terminal. The reset operation is performed by rise or fall edge of this signal. The input level after initialization selects the interface type of 68 or 80 type of MPU. <u>MPU</u> Edge Input Level after Initialization 68 Type Rise H 80 Type Fall L
91	93	M/S (Note)	$\begin{array}{c c} \mbox{Master or Slave operation selecting terminal.} & \mbox{Connect to } V_{\text{DD}} \mbox{ or } V_{\text{SS}}.\\ \mbox{M/S=V_{\text{DD}}} & \mbox{Master} \ , \ \mbox{M/S=V_{\text{SS}}} & \mbox{Slave} \\ \mbox{The function of FR, } & \mbox{COM}_{16}, \ \mbox{OSC}_1, \ \mbox{ and } \mbox{OSC}_2 \ \ \mbox{is changed by } \mbox{M/S}.\\ \mbox{M/S} & \mbox{FR} & \mbox{Common Output} \ \ \mbox{OSC}_1 \ \ \ \mbox{OSC}_2 \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$
(Note)	TI		order of slave ISL is inverted against the master ISL

(Note) The common scanning order of slave LSI is inverted against the master LSI.

New Japan Radio Co., Ltd.



Functional Description

(1) Description for each blocks

(1-1) Busy Flag (BF)

When the internal circuits are in the operation mode, the busy flag(BF) is "1", and any instruction except the status read are inhibited. The busy flag is output at D_7 terminal when status read instruction is executed.

If enough cycle time over than t_{cyc} is kept, no need to check the busy flag.

(1-2) Display Start Line Register

The Display Start Line Register is a pointer register which indicate the address in the Display Data RAM corresponded with COM_0 (normally it display the top line in the LCD Panel). This register can use for scroll the screen, change the display page and so on. The Display Start Line instruction set the display start address of the Display Data RAM represented in 5-bit to this register.

(1-3) Line Counter

The Display Start Address stored in the Display Start Line Register is set to the Line Counter when the FR signal out from the NJU6450A is chenging.

The Line Counter count up by synchronizing common signal out from NJU6450A and generate the line address which addressing the read out line of Display Data RAM.

(1-4) Column Address Counter

The column address counter is 7-bit presettable counter which addressing the column address as shown as Fig. 1.

This counter increments "1" up to 50H when the Display Data Read/Write instruction is executed. The count up is stop at 50H (over 50H is non existing address) automatically by the count lock function.

Furthermore, this counter is independent with the Page Register.

(1-5) Page Register

This register gives page address of Display Data RAM as shown Fig. 1.

When the MPU access the data by changing the page, the page address set instruction is required.

(1-6) Display Data RAM

Display Data Ram consist of 2,560 bits stores the bit image display data (each bit correspond to the each pixel so called bit map method). This RAM and MPU are operating independently, therefore, there is

no influence by the unsynchronize rewriting.

The each bit in the Display Data RAM correspond to the each dot of the LCD panel.

0 n = "1"


Off = "0"

The relation between column address and segment output can inverse by the Address Inverse Instruction ADC as shown Fig. 1.

(1-7) Timing Generator

This Generator generates the common timing and frame signal for 1/16 and 1/32 duty selecting by Duty Select Instruction from the master clock.

In the case of the 1/32 duty, 2 chip of master and slave chip should be combined, and both of common are synchronized by the common multi-chip method. (Refer the figure shown below)



(1-8) Display Data Latch

Display Data Latch stores 80-bit of one line display data for each common cycle which read out from the Display Data RAM temporary and transfer this data to the LCD Driver.

The Display On/Off and Static Drive On/Off controls the latched data only, therefore, the data in the Display Data RAM is no change and keep on remaining.

(1-9) LCD Driving Circuits

This Driver is consists of 80-multiplexer which output the 4-level of LCD driving voltage. The output waveform is determined by the combination of the data in the Display Data Latch, Common Timing Generator and FR signal

(1-10) Display Timing Generator

This Generator generates the timing signal for the display system by combination of the master clock and Frame Driving Signal FR. The Frame Driving Signal FR has a function to generate the 2 frame alternative driving method waveform for the LCD panel, and synchronizing the line counter and common timing generator to the master LSI. Therefore, the FR signal must be 50% duty ratio clock signal which synchronized with the frame signal.




			-											
Page	DATA						7				Line	Comm		: Example
Address D1,D0=	DATA			D	1 \$	р	l a	У	٢	attern	Address		Common (Jutput
01,00-	Do		3	1	1.		,	1	1	1	OOH			-> COM16
	D1		8			1	<u></u>	;		}	01			COM17
	D ₂			f	 				! !	· · · · · · · · · · · · · · · · · · ·	02			COM18
	D3		8	` @@	į		[i		03			COM19
0, 0	D₄		[[۱		{			0 Page	04			COM20
	D 5				1		}				05			COM21
	D6]]						06			COM22
	D7		1	1	1	;	1				07			COM23
	D٥				<u>.</u>	[j				08			COM24
	Dı		,XIII	l	¦			, , ,			09			COM25
	D2		laas	-	 	¦	¦		¦		0A			COM26
0, 1	D3		Į.	ļ.	ļ., .		¦			1 Page	OB			C0M27
	D₄		{				[0C			COM28
	D₅ D6			inn	Land	,	!				OD OE	01		COM29
	D6 D7		, 2000			}					OF	Start Point		COM30
	D7 D0		<u> </u>	<u> </u>		1	<u>.</u>	¦			10		COM 0 ←	COM31
	D1		ļ		ļ						10		COM 1	
	D ₂		i	i	i						12		COM 2	
	D 3		!	-	i –	6 6 1		1			13		COM 3	
1, 0	D4	İ	:		1		-			2 Page	14		COM 4	
	D₅	1	!	!	ļ			1	1		15		COM 5	
	De			į	į						16		COM 6	
	D 7				¦						17		COM 7	
	Do			:	:						18		COM 8	
	D 1			[1						19		COM 9	
	D 2		!	1	:						1A		COM10	
1, 1	D ₃			į						3 Page	1B		COM11	
	D₄ D₅		1 1 1	1						-	1C 1D		COM12 COM13	
	D 5 D 6		•	!	!						1D 1E	1/16	COM13 COM14	
	D ₆			1	!						1E 1F		COM14 COM15	
Column		00	0.1	00	0.2	04	05	00	07					
	A D₀=0		<u> </u>		03					·····→ 4F	-			
Address										←·····	4			
Segment	Term.	0	1	2	3	4	5	6	7	60 79	9			

Fig. 1. Correspondence with Display Data RAM and address (For example the display start line is 10th and 1/32 duty)

(1-11) Oscillating Circuits

This Oscillator is a low power type CR oscillator which generates the master clock. The oscillation frequency is adjusted by the external resistance of Rf only as shown below. When the external clock operation, the same phase clock of OSC_2 of master LSI must be input to the OSC_2 terminal of slave LSI.



%1 The Rf value should be smaller than the recommended value as the oscillation frequency becomes low, if the storage capacitance of this portion is high.

%2 The C-MOS buffer is required if the master LSI drives 2 or more slave LSI.

(1-12) Reset Circuits

The NJU6450A performs following initialization by detecting the rising or falling edge of the $\overline{\text{RST}}$ input after the power turns on.

Initialization

- Display Off
- ② Set the 1st line to the Display Start Register
- ③ Static Drive Off
- ④ Set the address "O" to the Column Address Counter
- (5) Set the page "3" to the Page Address Register
- 6 Select the 1/32 duty
- ⑦ Select the ADC : Counterclockwise output

(ADC instruction $D_0 = "0"$, ADC status flag "1")

(8) Read Modify Write Mode Off

The RST terminal input level is used to select the interface of 80 or 68 type MPU as shown in Table. 2. Therefore, the "H" level input through the inverter is required when connecting the 80 type MPU, and "L" level input is required when connecting the 68 type MPU as shown in application circuits 1.

The \overline{RST} terminal must be connect to the Reset Terminal of MPU and reset at same time with it. The dead-lock may occur if the no initialization by the \overline{RST} terminal when the power terns on. By the RESET instruction, the initialization of @ and @ mentioned above are executed.

(2) Instruction

The NJU6450A distinguish the signal on the data bus by combination of AO and $R/W(\overline{RD},W\overline{R})$. Normally, the busy check is not required as the NJU6450A is operating so first because of the decode of the instruction and execution are performs only depend on the internal timing which not depend on the external clock.

New Japan Radio Co., Ltd.

The Table. 1 shows the instruction codes of the NJU6450A.

J	RC	


Table 1. Instruction Code

				C	0 0	е						D:-+	•	
Instruction	AO	RD	ŴŔ	D7	De	Ds	D₄	Da	D2	Dı	Do	Descript		
Display On / Off	0	1	0	1	0	1	0	1	1	1	0/1	Whole Display On/Off. 1:On,O:Off(Power Save mode if the static Drive On)		
Display Start Line	0	1	0	1	1	0	Dis	play (Start 1~31		ess	Determine the correspond to		
Page Address Set	0	1	0	1	0	1	1	1	0		ige ~3)	Set the Page o RAM to the Pag		
Column Address Set	0	1	0	0		C		Addr 0~79				Set the Column Display Data R Column Registe	AM to the	
Status Read	0	0	1	B U S Y	A D C	ON OFF	R E S E T	0	0	0	0	Read the status. BUSY 1:Working O:Ready ADC 1:Clockwise Output O:Counterclockwise ON/OFF1:Disp Off 0:Disp On RESET 1:Reset O:Normal		
Write Display Data	1	1	0		<u></u>		Write	Data	I			Write the data to the Display Data RAM. Write the predeter- mined add- ress of the Display Data		
Read Display Data	1	0	1				Read	Data		÷	-	Read the data from the data from the data Display Data RAM. RAM. RAM. RAM. RAM. RAM. RAM. RAM.		
ADC Select	0	1	0	1	0	1	0	0	0	0	0/1	Determine the counterclockwi of the Display O:Clockwise 1:Counterclo	se reading Data RAM.	
Static Drive On / Off	0	1	0	1	0	1	0	0	1	0	0/1	Select the Dyr Static Driving 1:Static Dr (Powe 0:Dynamic D	iving er Saving)	
Duty Ratio Select	0	1	0	1	0	1	0	1	0	0	0/1	Select the dut 1:1/32 Duty	y ratio. 0:1/16 Duty	
Read Modify Write	0	1	0	1	1	1	0	0	0	0	0	Increment the ress register but no-change	when writing	
End	0	1	0	1	1	1	0	1	1	1	0	Release from t Modify Write M		
Reset	0	1	0	1	1	1	0	0	0	1	0	Set the Displa Register to 1s Add. Register	t line, Page	
Power Save (Dual	0	1	0	1	0	1	0	1 0	1	1	0	Set the power selecting Disp Static Driving	lay Off and	
Command)	0	1	0	1	0		U	U		U U	<u> </u>	Static Driving On.		

5

- (3) Explanation of Instruction Code.
 - (a) Display On/Off

This instruction executes whole display On/Off no relation with the data in the Display Data RAM and internal conditions.




When the static driving mode is selected (static drive On) in display Off status, the internal circuits put on the power save mode.

(b) Display Start Line

This instruction set the line address as shown Fig. 1. The selected line in the Display Data RAM correspond to the COM_0 which display at the top of LCD panel.

The display area is set automatically from the selected line to the line which increased the number of duty ratio.

Therefore, the smooth scroll for vertical direction by changing the start line address one by one or page switching are available by this instruction.




A₄	A3	A2	A	Ao ·	Line Address
Ō	0	0	0	0	0
				1	1
	,				
1	1	1	1	0	1E
	+		· · · · · · · · · · · · · · · · · · ·	1 .	1 1 7

(c) Page Address Set

When MPU access the Display Data RAM, the page address corresponded to the row address must be selected.

The access in the Display Data RAM is available by setting the page and column address. (Refer the Fig. 1.)


The display is no change when the page address is changed.



A1	Ao	Page
0	0	0
0.	1	1
1	0	2
1	1	3



This instruction set the column address in the Display Data RAM.(See Fig.1.) When the MPU access the Display Data RAM continuously, the column address increase "1" automatically, therefore, the MPU can access the data only without address setting. The increment of the column address is stopped by the address of 50_H automatically, but the page address is no change even if the column address increase to 50_H and stop.



Ae	As	A4	Aз	A ₂	A 1	Ao	Column Add.
0	0	0	0	0	0	0	0
0	0	0	0	0	0	1	1
1	0	0	1	1	1	0	4E
1	0	0	1	1	1	1	4F

(e) Status Read

This instruction read out the internal status.

			R/W		and the second							
	AO	RD	WR	D7	De	Ds	D4	D₃	D2	Dı	Do	_
Code	0	0	1	BUSY	ADC	ON/OFF	RESET	0	0	0	0].

BUSY : BUSY=1 indicate the operating or the Reset cycle. The instruction can be input after the BUSY status change to "O".

ADC : Indicate the output correspondence of column(segment) address and segment driver.
0 :Counterclockwise Output(Inverse) Column Address 79-n ←→ Segment Driver n
1 :Clockwise Output (Normal) Column Address n ←→ Segment Driver n


- ON/OFF : Indicate the whole display On/Off status.
 - 0 : Whole Display "On"
 - 1 : Whole Display "Off"
 - (Note) The data "O=On" and "1=Off" of Display On/Off status read out is inverted with the Display On/Off instruction data of "1=On" and "O=OFf".

RESET : Indicate the initialization period by RST signal or reset instruction. 0 : -

1 : Initialization Period

(f) Write Display Data


This instruction write the 8-bit data on the data bus into the Display Data RAM. The column(segment) address increase "1" automatically when writing, therefore, the MPU can write the 8-bit data into the Display Data RAM without address setting.



(g) Read Display Data


This instruction read out the 8-bit data from Display Data RAM which addressed by the column and page address. In case of the Read Modify Write Mode is Off, the column address increase "1" automatically after each read out, therefore, the MPU can read out the 8-bit data from the Display Data RAM continuously without address setting.

One time of dummy read must be required after column address set as explain in (4-3).




(h) ADC Select

This instruction set the correspondence of column address in the Display Data RAM and segment driver output. (See Fig. 1.) Therefore, the order of segment output can be changed by the software, and no restriction of the LSI placement against the LCD panel.



(i) Static Drive On/Off


This instruction executes the all common output terns on and whole display on obligatory.



When the Display Off mode is selected (Display Off) in Static Drive On status, the internal circuits put on the power save mode.

(j) Duty Select

This instruction set the LCD driving duty ratio.




(k) Read Modify Write


After this instruction is executed, the column address increase "1" automatically when Display Data Write Instruction execution, but the address is not changed when the Display Data Read Instruction execution.

This status continues during End instruction execution. When the End instruction is entered the column address back to the address where Read Modify Write instruction entering. By this function, the load of MPU for example cyclic data writing operation like as cursor

blink etc., can be reduced.




- Note) During the Read Modify Write mode, any instruction except Column Address Set can be executed.
- (1) Sequence of cursor display



(m) End

This instruction release the Read Modify Write mode and the column address back to the address where the read modify write mode setting.






(n) Reset

This instruction executes the following initialization.

Initialization

- ① Set the 1st line in the Display Start Line Register.
- Set the page 3 in the Page Register.

In this time, there are no influence to the Display Data RAM.



The reset signal input to the $\overline{\text{RST}}$ terminal must be required for the initialization when the power terns on


(Note) The initialization when the power turns on can not be executed by Reset instruction.

(o) Power Save(Dual Command)

When both of Display Off and Static Drive On are executed, the internal circuits put on the power save mode and the current consumption is reduced as same as stand by current. The internal status in this mode are as follows;

- ① Stop the LCD driving. Segment and Common drivers output Vop level.
- ② Stop the oscillation or inhibit the external clock input. Then the terminal OSC₂ becomes floating status.
- Keeping the display data and operating mode.

The power save mode is released by Display on or static drive off instruction. To reduce the total power consumption, the current flow on the bleeder resistance must be cut by the transistor etc. during the power save mode as shown below.



LCD Driving Voltage

(4) MPU Interface

(4-1) 68 or 80 type MPU interface selection.

The NJUG450A can interface both of 68 or 80 type MPU bus directly by setting the \overline{RST} level after reset instruction entered as shown Table. 2.

The data transfer is executed between $D_0 \sim D_7$ of NJU6450A and the MPU data bus.

Table. 2.

Level of RST	Type of MPU	AO	E	R/W	D ₀ ~ D ₇
"H"	68 type	1	1	1	↑
″L″	80 type	1	RD	ŴŔ	Î

(4-2) Discrimination of the data bus signal.

The NJU6450A discriminates the data bus signal by combination of AO, E(RD), and R/W(WR) signals as shown Table. 3.

Table. 3.

Common	68 type	80 t	уре	Function				
AO	R/W	RD	ŴŔ	FUNCTION				
1	1	0	1	Display Data Read out				
1	0	1	0	Display Data Write				
0	1	0	1	Status Read				
0	0	1	0	Command Input to the Register				

(4-3) Access to the Display Data RAM and Internal Register.

The NJU6450A is operating as one of Pipe-line processor by the bus-holder connecting to the internal data bus to adjust the operation frequency between MPU and the Display Data RAM or Internal Register.

For example, when the MPU write the data into the Display Data RAM, the data is held in the bus-holder at once then write into the Display Data RAM by next data write cycle.


Therefore high speed data transmission between MPU and NJU6450A is available because of the limitation of access time of NJU6450A locking from MPU is just determined by the cycle time only which ignored the access time of t_{ACC} and t_{DS} of Display Data RAM.


If the cycle time can not be kept in the MPU operation, NOP operation cycle must be insert which equivalent to the waiting operation.

Please note that the read out data is a address data when the read out execution just after the address setting. Therefore, one dummy read is required after address setting or write cycle as shown in Fig. 2.

New Japan Radio Co., Ltd.







JRC

■ ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage (1)	VDD	- 0.3 ~ + 7.0	V
Supply Voltage (2)	V₁~V₅ (3)	VDD-13.5 ~ VDD+0.3	V
Input Voltage	VIN	- 0.3 ~ V _{DD} +0.3	V
Operating Temperature	Topr	- 30 ~ + 80	°C
Storage Temperature	Tstg	- 55 ~ + 125	°C

Note 1) If the LSI are used on condition above the absolute maximum ratings, the LSI may be destroyed. Using the LSI within electrical characteristics is strongly recommended for normal operation. Use beyond the electric characteristics conditions will cause malfunction and poor reliability.

Note 2) All voltage values are specified as $V_{\mbox{\scriptsize ss}}$ = 0 V.

Note 3) The relation : $V_{DD} \ge V_1 \ge V_2 \ge V_3 \ge V_4 \ge V_5$ must be maintained.

ELECTRICAL CHARACTERISTICS

(V_{DD}=5V±10%, V_{SS}=0V, Ta=-20~+75℃)

PARAM	ETER	SYMBOL	CONDIT	IONS	MIN	TYP	MAX	UNIT	Note
Operating	Recommend	VDD		4. 5	5.0	5. 5	v		
Voltage(1)	Available	VDD		2.4		5.5	v	4	
	Recommend	V ₅			V₀₀−13.5		VDD-3.5		
Operating	Available	¥5			V₀₀−13.5			v	
Voltage(2)	Available	V 1, V 2	V _{LCD} ≖V _{DD} −V ₅		V₀₀−0. 6xV			v	
	Available	V3, V4	VLCD-VDD-V5	V5	VDD	-0. 4xVLCD			
	1	ν ιητ	AO, D₀~D, E	., R/W	2. 0		VDD		
Input Voltage		VILT		Terminals	Vss		0.8	v	
	2	М інс	OSC2, FR, M/S, RST		0. 8xV _{DD}		VDD	V	
	Z	VILC		Terminals			0. 2xV _{DD}		
-	_	Voht	D ₀ ~ D ₇	Iон ≕ 3. 0mA	2. 4				
		VOLT	Terminals	lo∟= 3.0mA			0.4		
Output	1	V онс1	-FR Terminal	Iон =−2.0mA	2.4			v	
Voltage		VOLCI		lo∟= 2.0mA			0.4		
	2	Vonc2	OSC2	Iон=-120uA	0. 8xV _{DD}				
		Volc2	Terminal	lou= 120uA			0. 2xVDD		
Input Leaka	ge	I L I	AO, E, R/W, OSC1, OSC2, RST		-1.0		1.0	uA	
	Current	IL0	D₀~D⁊, FR T€	orminals	-3. 0		3.0	uA	5
Duiver On a		Б	SEG, COM	/₅=V _{DD} -5.0V		5. 0	7.5	<u>د</u>	6
Driver On-r	esistarice	Ron	Ta=25°C V	/₅=V₀3. 5V		10.0	50.0	kΩ	0
Stand-by Cu	rrent	000	M/S=Vss, OSC2	₂ =FR=V ₀₀		0.05	1.0	uA	
Omenation of	hunnant	DD 1	Display V₅=-5	5. OV, Rf=1MΩ		9.5	15.0		
Operating C	ourrent	DD2	Accessing, to		300	500	uA	7	
Oscillation	Freq.	fosc	$Rf=1M\Omega \pm 2\%$	<u>.</u>	15	18	21	kHz	
Reset time		t,	RST Terminal		1.0		1000	us	

Note 4) NJU6450A can operate wide operating range, but it is not guarantee immediate voltage changing during the accessing of the MPU.

- Note 5) Apply to the High-impedance state of DO to D7 and FR terminals.
- Note 6) R_{0N} is the resistance values between power supply terminals(V_1, V_2, V_3, V_4) and each output terminals of common and segment supplied by 0.1V.
- Note 7) The IDD2 is specified under the condition of cyclic(tcyc)inverted data input continuously. The operating current during the accessing is proportionate to the frequency of tcyc. In the no accessing it is as same as IDD1.

■ BUS TIMING CHARACTERISTICS

· Read / Write operation sequence (68 Type MPU)

(V/ F	011-1-104	V _0V	, Ta=-20~·	
tvoo≕O.	UV I 10/0	,Vss≕UV	, ia20~~	FIG ()

PARAMETER			SYMBOL	MIN	MAX	CONDITION	UNIT
Address Set L	Address Set Up Time		t _{aw6}	20			
Address Hold Time System Cycle Time		AO, R/W Terminals	t _{AH6}	10		7	
			teres	1000			
Enable	Read	E Terminal	tew	100			
Pulse Width	Write	E lerminal		80			ns
Data Set Up 1	Data Set Up Time		tose	80			
Data Hold Time Access Time		D₀~D7 Terminals	t _{DH6}	10			
			t _{ACC6}		90		
Output Disab	le Time		t _{CH6}	10	60	0L-100pr	

Note 8) Input signal rise time (t_r) and fall time (t_f) are less than 15ns.




fig.3 Bus Read / Write operation sequence (68 Type MPU)




· Read / Write operation sequence (80 Type MPU)

PARAMETE	SYMBOL	MIN	MAX	CONDITION	UNIT	
Address Set Up Time	A0	t _{AWB}	20			
Address Hold Time	Terminal	t _{AH8}	10			1
System Cycle Time	RW, WR	tcyce	1000			
Control Pulse Width	Terminals	tcc	200			
Data Set Up Time		tose	80			ns
Data Hold Time	Do~D7	tонв	10			1
RD Access Time	Terminals	tACC8		90	CL=100pF	· · ·
Output Disable Time	n na winner	tcHB	10	60	- υι≕τυυρr	

 $(V_{DD}=5.0V\pm10\%, V_{SS}=0V, Ta=-20\sim+75^{\circ}C)$

Note 9) Input signal rise time (t_r) and fall time (t_r) are less than 15ns.





 \cdot Display control timing characteristics (Both of 68 and 80 type MPU)

Input Timing

 $(V_{DD}=5.0V\pm10\%, V_{SS}=0V, Ta=-20\sim+75^{\circ}C)$

PARAMETER	SYMBOL	MIN	ТҮР	MAX	CONDITION	UNIT
"L" level Pulse Width	twlosc2	35				
"H" level Pulse Width	twHOSC 2	35				us
Rise Time	tr		30	150] .	
Fall Time	tr		30	150		ns
FR Delay Time (NJU6450A Slave)	tofr	-2.0		2.0		us

Output Timing

PARAMETER	SYMBOL	MIN	ТҮР	MAX	CONDITION	UNIT
FR Delay Time (NJU6450A Master)	t _{dfr}		0.2	0.4	CL=100pF	us





fig.5 Display control timing characteristics



5

NJU6450A

LCD DRIVING WAVEFORM




-New Japan Radio Co.,Ltd.⁻




APPLICATION CIRCUITS 1

·68 type MPU Interface




• 80 type MPU Interface





APPLICATION CIRCUITS 2


(1) 16 x 61 dots Driving Application Circuits (NJU6450A Single Operation)






(2) 32 x 122 dots Driving Application Circuits

(Common and Segment Drivers Extension by using two of NJU6450A)



JRC

(3) 16 x 141 dots Driving Application Circuits (Segment Drivers Extension by using NJU6451A)



MEMO

[CAUTION] The specifications on this databook are only given for information , without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.