NJ U6 4 5 3 A

80 OUTPUT BIT MAP LCD EXTENSION DRIVER

GENERAL DESCRIPTION

The NJU6453A is a 80 output bit map LCD extension diver to display graphics or characters combine with NJU6452A.


It contains 2,560 bit display data RAM, microprocessor interface circuits, instruction decoder, and 80-segment driver.

The bit image display data sent from 8- or 16-bit MPU are stored in the display data RAM and drives segment of Dot Matrix LCD Panel synchronized with the NJU6452A common timming.

When the NJU6453A combine with the NJU6452A, the display capacity expand to 16 x 141 dots of graphics or 28-character 2-line with icon of 5 x 8 dots character display.

Furthermore, the wide operating voltage and low current consumption are useful apply to the battery operated items.

PACKAGE OUTLINE



NJU6453AF


5

FEATURES


- Direct Correspondence between Display Data RAM and
 LCD Pixel
- Display Data RAM 2,560 bits 80 x 8 x 4
- Direct Interface with 8- or 16-bit MPU
 (Both of 68 and 80 type MPU can connect directly)
- Extension Driver of NJU6452A
- Read Out From the Display Data RAN
- 80-segment Driver
- Programmable Duty Ratio; 1/16 or 1/32 Duty
- Useful Instruction Set
 Display Data Read/Write, Display ON/OFF Cont, Display Data RAM Address Set, Status Read,
 Display Starting Line Set, Static Drive ON/OFF, Duty Ratio Setting, and Read Modify Write,
- Low Power Consumption
- Operating Voltage --- 2.4V~6.0V
- LCD Driving Voltage --- 3.0V~13.5V
- Package Outline --- QFP 100 / Chip
- C-MOS Technology



■ PIN CONFIGURATION (NJU6453AFC1)



■ PIN CONFIGURATION (NJU6453AFG1)




Note) Pin configuration of "FG1" package is different from "FC1" package.

New Japan Radio Co., Ltd.

■ BLOCK DIAGRAM


JRC



5



PAD LOCATION



Chip Center X=0um, Y=0um
Chip Size 4860um x 4160um
Chip Thickness 400um ± 30um
Pad Size 92um x 92um



■ PAD COORDINATES

Chip Size 4860um x 4160um(Chip Center X=0um,Y=0um)

FAD GU	NKN I KA I E 2		
No.	Terminal Name	X=(um)	Y=(um)
1	S E G 7 1	-2130	-1865
2	SEG70	-1970	-1865
3	SEG ₆₉	- 1810	-1865
4	SEG	- 1650	-1865
5	S E G 87	-1490	-1865
6	S E G 6 6	- 1330	-1865
7	SEGes	-1190	-1865
8	SEG ₆₄	- 1050	-1865
9	SEG ₆₃	- 910	-1865
10	S E G 6 2	- 770	-1865
11	SEG ₈₁	- 630	-1865
12	SEG	- 490	-1865
	SEG ₅₉	- 350	-1865
13	SEGsa	- 210	-1865
14			-1865
15	SEG 57	70	-1865
16	SEG ₅₆		
17	SEG ₅₅	210	-1865
18	SEG ₅₄	350	-1865
19	SEG ₅₃	490	-1865
20	SEG ₅₂	630	-1865
21	SEG₅₁	770	-1865
22	SEGso	910	-1865
23	S E G 4 9	1050	-1865
24	SEG48	1190	-1865
25	SEG ₄₇	1330	-1865
26	SEG48	1490	-1865
27	SEG ₄₅	1650	-1865
28	SEG44	1810	-1865
29	SEG ₄₃	1970	-1865
30	S E G ₄₂	2130	-1865
31	SEG ₄₁	2213	-1354
32	SEG40	2213	-1214
33	SEG ₃₉	2213	-1074
	SEG ₃₈	2213	- 934
34		2213	- 794
35	SEG ₃₇	2213	- 654
36	SEG ₃₆	2213	- 514
37	SEG35		
38	S E G 3 4	2213	
39	SEG:	2213	- 234
40	SEG ₃₂	2213	- 94
41	SEG ₃₁	2213	46
42	SEG ₃₀	2213	186
43	SEG29	2213	326
44	SEG ₂₈	2213	466
45	SEG ₂₇	2213	606
46	SEG ₂₆	2213	746
47	SEG ₂₅	2213	886
48	SEG ₂₄	2213	1026
49	SEG ₂₃	2213	1166
50	SEG ₂₂	2213	1306
* Pad S			

No.	Terminal Name	X=(um)	Y=(um)
51	SEG21	2130	1865
52	SEG20	1970	1865
53	SEG19	1810	1865
54	SEGie	1650	1865
55	SEG ₁₇	1490	1865
56	SEG ₁₆	1330	1865
57	SEG15	1190	1865
58	SEG ₁₄	1050	1865
59	SEG13	910	1865
60	SEG ₁₂	770	1865
61	SEGII	630	1865
62	SEG10	490	1865
63	SEGs	350	1865
64	SEG:	210	1865
65	SEG ₇	70	1865
66	SEG.	- 70	1865
67	SEG ₅	- 210	1865
68	SEG ₄	- 350	1865
69	SEG:	- 490	1865
70	SEG ₂	- 630	1865
71	SEG,	- 770	1865
72	SEG.	- 910	1865
73	A ₀	-1050	1865
74	CS	-1190	1865
75	CL	-1330	1865
76	E	-1490	1865
77	R/W	-1650	1865
78	Vss	-1810	1865
79	DB ₀	-1970	1865
80	DB ₁	-2130	1865
81	DB ₁	-2213	1330
82	DB ₃	-2213	1190
83	DB ₄	-2213	1050
	DB ₅	-2213	910
84		-2213	770
85 96	DB 8	-2213	630
86	V _{DD}	-2213	490
87	RST	-2213	350
88		-2213	210
89	FR V ₅	-2213	70
90			
91	V 3	-2213 -2213	- 70 - 210
92	V ₂		- 350
93	SEG ₇₉	-2213	- 490
94	SEG78	-2213	
95	SEG ₇₇	-2213	- 630
96	SEG76	-2213	- 770 - 910
97	SEG ₇₅	-2213	
98	SEG ₇₄	-2213	-1050
99	SEG ₇₃	-2213	-1190
100	SEG ₇₂	-2213	-1330

^{*} Pad Size 92um x 92um



■ Terminal Description

No			
FG1	FC1	Symbol	Function
85	87	V _{DD}	Power Supply : Voc=+5V
76	78	Vss	GND : Vss= 0V
88, 89, 90	90, 91, 92	V ₅ , V ₃ , V ₂	LCD Driving Voltage Supplying Termina!. Following relation must be maintained. V _{□□} ≧V ₂ ≧V ₃ ≧V ₅
72	74	CS	Chip Select Signal Input Terminal. Normally input the decoded signal of Address Bus Signal. Active "L".
73	75	CL	Display Data Latch Signal Input Terminal. The Line Counter also count up by this signal rising timing. The synchronized signal of the NJU6452A is required.
74	76	E (RD)	<when 68="" connect="" mpu="" the="" to="" type=""> Connect to Enable Clock Input Terminal of 68 type MPU. Active "H". <when 80="" connect="" mpu="" the="" to="" type=""> Connect to RD Signal Input Terminal of 80 type MPU. Active "L" During this terminal is "L", the Data Bus is output state.</when></when>
75	77	R/W (WR)	<pre> ⟨When connect to the 68 type MPU⟩ Connect to READ/WRITE Control Signal Input Terminal of 68 type MPU. R/W H L Status Read Write ⟨When connect to the 80 type MPU⟩ Connect to WR Signal connecting terminal of 80 type MPU. Active "L". The data on the Data Bus is fetch at the rising edge of this signal. </pre>
71	73	AO	Connect to the Address Bus of MPU. The data on the D _o ~D ₇ is distinguished between Display Data and Instruction by this signal. AO H L Data Display Data Instruction
77~84	79~86	D ₀ ~D ₇	Tri-state bilateral Data Bus. The data transmission between 8- or 16-bit MPU and NJU6453A is executed by this Bus.
87	89	FR	Alternating signal for LCD Driving input terminal.
91~100	93~100	SEG ₇₉	Segment output terminal. One output level out of V _{DD} , V ₂ , V ₃ , V ₅ is
1~72	1~72	~SEG。	selected by combination of FR and data of Display RAM. FR H L Data H L H L Output VDD V2 V5 V3
86	88	RST	Reset and Interface type select terminal. The reset operation is performed by rise or fall edge of this signal. The input level after initialization selects the interface type of 68 or 80 type of MPU. MPU Edge Input Level after Initialization 68 Type Rise H 80 Type Fall L



Functional Description

(1) Description for each blocks

(1-1) Busy Flag (BF)

When the internal circuits are in the operation mode, the busy flag(BF) is "1", and any instruction except the status read are inhibited.

The busy flag is output at D, terminal when status read instruction is executed.

If enough cycle time over than t_{cyc} is kept, no need to check the busy flag.

(1-2) Display Start Line Register

The Display Start Line Register is a pointer register which indicate the address in the Display Data RAM corresponded with COMo (normally it display the top line in the LCD Panel). This register can use for scroll the screen, change the display page and so on. The Display Start Line instruction set the display start address of the Display Data RAM represented in 5-bit to this register.

(1-3) Line Counter

The Display Start Address stored in the Display Start Line Register is set to the Line Counter when the FR signal out from the NJU6452A is chenging.

The Line Counter count up by synchronizing common signal out from NJU6452A and generate the line address which addressing the read out line of Display Data RAM.

(1-4) Column Address Counter

The column address counter is 7-bit presettable counter which addressing the column address as shown as Fig. 1.

This counter increments "1" up to 50H when the Display Data Read/Write instruction is executed. The count up is stop at 50H (over 50H is non existing address) automatically by the count lock function.

Furthermore, this counter is independent with the Page Register.

(1-5) Page Register

This register gives page address of Display Data RAM as shown Fig. 1. When the MPU access the data by changing the page, the page address set instruction is required.

(1-6) Display Data RAM

Display Data Ram consist of 2,560 bits stores the bit image display data (each bit correspond to the each pixel so called bit map method). This RAM and MPU are operating independently, therefore, there is no influence by the unsynchronize rewriting.

The each bit in the Display Data RAM correspond to the each dot of the LCD panel.

0 n = "1"

Off = "0"

The relation between column address and segment output can inverse by the Address Inverse Instruction ADC as shown Fig. 1.

(1-7) Timing Generator

This Generator generates the count up signal of Line Counter by the CL clock signal and preset signal for the Line Counter by the frame signal.

The LCD driving duty is dertermined by the CL clock and frame signal FR.

(1-8) Display Data Latch

Display Data Latch stores 80-bit of one line display data for each common cycle which read out from the Display Data RAM temporary and transfer this data to the LCD Driver.

The Display On/Off and Static Drive On/Off controls the latched data only, therefore, the data in the Display Data RAM is no change and keep on remaining.






Fig. 1. Correspondence with Display Data RAM and address (For example the display start line is 10th and 1/32 duty)



(1-9) Segment Driver

The 80-Segment Driver outputs the 4-level of LCD driving voltage.

The output waveform is determined by the combination of the data in the Display Data Latch,

Common Timing Generator and FR signal

(1-10) Display Timing Generator

This Generator generates the timing signal for the display system by combination of the master clock and Frame Driving Signal FR. The Frame Driving Signal FR has a function to generate the 2 frame alternative driving method waveform for the LCD panel, and synchronizing the line counter and common timing generator to the NJU6452A. Therefore, the FR signal must be 50% duty ratio clock signal which synchronized with the frame signal.

(1-11) Reset Circuits

The NJU6453A performs following initialization by detecting the rising or falling edge of the RST input after the power turns on.

Initialization

(1) Display Off

- ② Set the 1st line to the Display Start Register
- ③ Static Drive Off
- Set the address "0" to the Column Address Counter
- (5) Set the page "3" to the Page Address Register
- 6 Select the 1/32 duty
- Select the ADC : Counterclockwise output

(ADC instruction $D_0 = "0"$, ADC status flag "1")

Read Modify Write Mode Off

The $\overline{\text{RST}}$ terminal input level is used to select the interface of 80 or 68 type MPU as shown in Table. 2. Therefore, the "H" level input through the inverter is required when connecting the 80 type MPU, and "L" level input is required when connecting the 68 type MPU as shown in application circuits 1.

The \overline{RST} terminal must be connect to the Reset Terminal of MPU and reset at same time with it. The dead-lock may occur if the no initialization by the \overline{RST} terminal when the power terns on. By the RESET instruction, the initialization of ② and ⑤ mentioned above are executed.

(2) Instruction

The NJU6453A distinguish the signal on the data bus by combination of AO and $R/W(\overline{RD},\overline{WR})$. Normally, the busy check is not required as the NJU6453A is operating so first because of the decode of the instruction and execution are performs only depend on the internal timing which not depend on the external clock.

The Table. 1 shows the instruction codes of the NJU6453A.



Table 1. Instruction Code

				C	o d	e						, ,	:			
Instruction	AO	RD	WR	D 7	De	D ₅	D ₄	D ₃	D2	D ₁	Do	Descript	(ON			
Display On / Off	0	1	0	1	0	1	0	1	1	1	0/1	Whole Display On/Off. 1:On,O:Off(Power Save mode if the static Drive On)				
Display Start Line	0	1	0	1	1	0	Dis	play (Start 1~31		ess	Determine the Display Line correspond to the COMo.				
Page Address Set	0	1	0	1	0	1	1	1	0		ige ~3)	Set the Page o RAM to the Pag				
Column Address Set	0	1	0	0		C		Addr 0∼79				Set the Column Display Data R Column Registe	AM to the			
Status Read	0	0	1	B U S Y	A D C	ON OFF	R E S E T	0	0	0	0		ng wise Output erclockwise Off O:Disp On			
Write Display Data	1	1	0		L	· · · · ·	Write	Data	· · · · · · · · · · · · · · · · · · ·		•	Write the data to the Display Data RAM. Access the predetermined address of the Display Data				
Read Display Data	1	0	1				Read	Data				Read the data from the Display Data RAM. RAM.				
ADC Select	0	1	0	1	0	1	0	0	0	0	0/1	Determine the counterclockwi of the Display O:Clockwise 1:Counterclo	se reading Data RAM.			
Static Drive On / Off	0	1	0	1	0	1	0	0	1	0	0/1	Static Driving 1:Static Dr	iving r Saving)			
Duty Ratio Select	0	1	0	1	0	1	0	1	0	0	0/1	Select the dut 1:1/32 Duty	y ratio. 0:1/16 Duty			
Read Modify Write	0	1	0	1	1	1	0	0	0	0	0	Increment the ress register but no-change	when writing			
End	0	1	0	1	1	1	0	1	1	1	0	Release from t Modify Write M				
Reset	0	1	0	1	1	1	0	0	0	1	0	Set the Displa Register to 1s Add. Register	t line. Page			
Power Save (Dual Command)	0	1	0	1	0	1	0	1 0	1 1	1 0	0	Set the power selecting Disp Static Driving	olay Off and			



- (3) Explanation of Instruction Code.
 - (a) Display On/Off This instruction executes whole display On/Off no relation with the data in the Display Data RAM and internal conditions.

ν.			R/W							_	_
	A0			D 7			D₄	D₃	D ₂	D ₁	D ₀
Code	0	1	0	1	0	1	0	1	1	1	D

D 0 : Display On 1 : Display Off

When the static driving mode is selected (static drive On) in display Off status, the internal circuits put on the power save mode.

(b) Display Start Line

This instruction set the line address as shown Fig. 1. The selected line in the Display
Data RAM correspond to the COMo which display at the top of LCD panel.

The display area is set automatically from the selected line to the line which increased
the number of duty ratio.

Therefore, the smooth scroll for vertical direction by changing the start line address one by one or page switching are available by this instruction.

			R/W								
	A0	RD		D 7	De_	Ds	D ₄	Dз	D ₂	D ₁	Dο
Code	0	1	0	1	1	0	A4_	Аз	A ₂	Αı	Αo

A4	Аз	A ₂	Aı	Αo	Line Address
0	0	0	0	0	0
<u> </u>				1	1
					15
1	1 1	1 1	1	0_	1t
1	1	1	1 1	1	1F

(c) Page Address Set When MPU access the Display Data RAM, the page address corresponded to the row address must be selected.

The access in the Display Data RAM is available by setting the page and column address.

(Refer the Fig. 1.)

The display is no change when the page address is changed.

			R/W								
	AO	RD	WR	Ð,	Dε	Ds	D ₄	Dз	D2	D ₁	Do
Code	0	1	0	1	0	1	1	1	0	A ₁	Αo

A ₁	Αo	Page
0	0	0
0	1	1
1	0	2
1	1	3



(d) Column Address Set

This instruction set the column address in the Display Data RAM.(See Fig.1.) When the MPU access the Display Data RAM continuously, the column address increase "1" automatically, therefore, the MPU can access the data only without address setting. The increment of the column address is stopped by the address of 50H automatically, but the page address is no change even if the column address increase to 50H and stop.

			R/W								
	A0	RD	WR	D ₇	Dв	Ds	D4	Dз	D2	D ₁	D _o
Code	0	1	0	0	Aв	A ₅	A ₄	Aз	A ₂	A ₁	Ao

Åε	A ₅	A4	Аз	A2	A ₁	Ao	Column Add.
0	0	0	0	0	0	0	0
0	0	0	0	0	0	1	1
							1
1	0	0	1	1	1	0	4E
1	0	0	1	1	1	1	4F

(e) Status Read

This instruction read out the internal status.

			R/W									
	A0	RD	WR	D ₇	Dε	D ₅	D ₄	Dз	D ₂	D ₁	Dο	_
Code	0	0	1	BUSY	ADC	ON/OFF	RESET	0	0	0	0]

BUSY : BUSY=1 indicate the operating or the Reset cycle.

The instruction can be input after the BUSY status change to "O".

ADC

: Indicate the output correspondence of column(segment) address and segment driver.

O :Counterclockwise Output(Inverse) Column Address 79-n ←→ Segment Driver n

1 :Clockwise Output

(Normal) Column Address n ←→ Segment Driver n

ON/OFF: Indicate the whole display On/Off status.

0 : Whole Display "On" 1 : Whole Display "Off"

(Note) The data "O=On" and "1=Off" of Display On/Off status read out is inverted with the Display On/Off instruction data of "1=On" and "O=OFf".

RESET : Indicate the initialization period by $\overline{\text{RST}}$ signal or reset instruction.

0: — 1: Initialization Period

(f) Write Display Data

This instruction write the 8-bit data on the data bus into the Display Data RAM.

The column(segment) address increase "1" automatically when writing, therefore, the MPU can write the 8-bit data into the Display Data RAM without address setting.

			R/₩								
	AO	RD	WR	D ₇	Dε	D ₅	D ₄	D₃	D2	D ₁	D٥
Code	1	1	0			Wr	ite	Da	t a		



(g) Read Display Data

This instruction read out the 8-bit data from Display Data RAM which addressed by the column and page address. In case of the Read Modify Write Mode is Off, the column address increase "1" automatically after each read out, therefore, the MPU can read out the 8-bit data from the Display Data RAM continuously without address setting.

One time of dummy read must be required after column address set as explain in (4-3).

			R/W								
	A0	\overline{RD}	WR	" D7	De	D₅	D ₄	Dз	D2	. D1	D _o _
Code	1	0	1			R	e a d	Dat	а		

(h) ADC Select

This instruction set the correspondence of column address in the Display Data RAM and segment driver output. (See Fig. 1.) Therefore, the order of segment output can be changed by the software, and no restriction of the LSI placement against the LCD panel.

			R/W									
	A0	RD	WR	D 7	De	D ₅	D₄	Dз	Dz	D 1	· D o	_
Code	0	1	0	1	0	1	0	0	0	0	D]

D 0 : Clockwise Output

(Inverse)

1 : CounterClockwise Output (Normal)

(i) Static Drive On/Off

This instruction executes the all common output terms on and whole display on obligatory.

			R/W							·	
	ΑÔ	RD	WR	D۶	De	D ₅	D ₄	Dз	D ₂	D 1	Dο
Code	0	1	0	1	0	1	0	0	1	0	D

D 0 : Static Drive Off (Normal Operation)

1 : Static Drive On (Whole Display Turns On)

When the Display Off mode is selected (Display Off) in Static Drive On status, the internal circuits put on the power save mode.

(j) Duty Select

Basically, the duty ratio for the NJU6453A is dertermined by the FR signal but when the NJU6453A combined with NJU6452, the duty ratio must be set as same as NJU6452A.

			R/W								
	A0	\overline{RD}	WR	D7	De	D ₅	D₄	Dз	D2	D 1	D٥
Code	0	1	0	1	0	1	0	1	0	0	D

D 0: 1/16 duty 1: 1/32 duty



.

(k) Read Modify Write


After this instruction is executed, the column address increase "1" automatically when Display Data Write Instruction execution, but the address is not changed when the Display Data Read Instruction execution.

This status continues during End instruction execution. When the End instruction is entered the column address back to the address where Read Modify Write instruction entering. By this function, the load of MPU for example cyclic data writing operation like as cursor blink etc., can be reduced.


			R/W								
	A0	RD	WR	D7 .	D ₆	D۵	D₄	Dз	D2	D١	D _o
Code	0	1	0	1 .	1	1	0	0	0	0	0

Note) During the Read Modify Write mode, any instruction except Column Address Set can be executed.

(1) Sequence of cursor display



(m) End This instruction release the Read Modify Write mode and the column address back to the address where the read modify write mode setting.





(n) Reset

This instruction executes the following initialization.

Initialization

- ① Set the 1st line in the Display Start Line Register.
- ② Set the page 3 in the Page Register.

In this time, there are no influence to the Display Data RAM.

			R/W								
	A0	RD	WR	D 7	Dε	Ds	D₄	Dз	D2	Dι	Dο
Code	0	1	0	1	1	1	0	0	0	1 1	0

The reset signal input to the $\overline{\text{RST}}$ terminal must be required for the initialization when the power terms on.

(Note) The initialization when the power turns on can not be executed by Reset instruction.


(o) Power Save(Dual Command)

When both of Display Off and Static Drive On are executed, the internal circuits put on the power save mode and the current consumption is reduced as same as stand by current. The internal status in this mode are as follows;

- ① Stop the LCD driving. Segment and Common drivers output V_{DD} level.
- ② Stop the oscillation or inhibit the external clock input. Then the terminal OSC₂ becomes floating status.
- 3 Keeping the display data and operating mode.

The power save mode is released by Display on or static drive off instruction.

To reduce the total power consumption, the current flow on the bleeder resistance must be cut by the transistor etc. during the power save mode as shown below.





(4) MPU Interface

(4-1) 68 or 80 type MPU interface selection.

The NJU6453A can interface both of 68 or 80 type MPU bus directly by setting the \overline{RST} level after reset instruction entered as shown Table. 2.

The data transfer is executed between $D_0 \sim D_7$ of NJU6453A and the MPU data bus.

Duaring the CS signal is "H", the NJU6453A rereased from the the MPU and becomes stand-by mode. But the reset instruction can be input though the internal status of NJU6453A.

Table, 2.

Level of RST	Type of MPU	A0	Е	R/W	D ₀ ~D ₇
" H"	68 type	1	1	1	1
"L"	80 type	1	RD	WR	1

(4-2) Discrimination of the data bus signal.

The NJU6453A discriminates the data bus signal by combination of AO, $E(\overline{RD})$, and $R/W(\overline{WR})$ signals as shown Table. 3.

Table, 3.

Common	68 type	80 t	уре	Function
AO	R/W	RD	WR	Function
1	1	0	1	Display Data Read out
1	0	1	0	Display Data Write
0	1	0	1	Status Read
0	0	1	0	Command Input to the Register

(4-3) Access to the Display Data RAM and Internal Register.

The NJU6453A is operating as one of Pipe-line processor by the bus-holder connecting to the internal data bus to adjust the operation frequency between MPU and the Display Data RAM or Internal Register.

For example, when the MPU write the data into the Display Data RAM, the data is held in the bus-holder at once then write into the Display Data RAM by next data write cycle.

Therefore high speed data transmission between MPU and NJU6453A is available because of the limitation of access time of NJU6453A locking from MPU is just determined by the cycle time only which ignored the access time of $t_{\rm Acc}$ and $t_{\rm Ds}$ of Display Data RAM.

If the cycle time can not be kept in the MPU operation, NOP operation cycle must be insert which equivalent to the waiting operation.

Please note that the read out data is a address data when the read out execution just after the address setting. Therefore, one dummy read is required after address setting or write cycle as shown in Fig. 2.






Fig. 2 MPU Interface Timing



■ ABSOLUTE MAXIMUM RATINGS

(Ta=25℃)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage (1)	Voo	- 0.3 ~ + 7.0	٧
Supply Voltage (2)	V1~V5 (3)	V ₀₀ -13.5 ∼ V ₀₀ +0.3	٧
Input Voltage	Vin	- 0.3 ~ V _{DD} +0.3	V
Operating Temperature	Topr	- 30 ~ + 80	°C
Storage Temperature	Tstg	- 55 ~ + 125	ో

Note 1) If the LSI are used on condition above the absolute maximum ratings, the LSI may be destroyed. Using the LSI within electrical characteristics is strongly recommended for normal operation. Use beyond the electric characteristics conditions will cause malfunction and poor reliability.

- Note 2) All voltage values are specified as $V_{ss} = 0 \text{ V}$.
- Note 3) The relation : $V_{DD} \ge V_2 \ge V_3 \ge V_5$ must be maintained.

■ ELECTRICAL CHARACTERISTICS

 $(V_{DD}=5V\pm10\%, V_{SS}=0V, Ta=-20\sim+75^{\circ}C)$

PARAM	ETER	SYMBOL	CONDI	TIONS	MIN	TYP	MAX	UNIT	Note
Operating	Recommend	Von			4.5	5.0	5.5	V	
Voltage(1)	Available	Voo			2.4		6.0	٧	4
	Recommend	Vs			V ₀₀ -13.5		V _{DD} -3.5		
Operating	Available	Vs			V _{DD} -13.5			ν	
Voltage(2)	Available	V ₂	V. cn=Vnn-V5		۷x3.0-aaV	LCD	VDD	٧	
	Available	Va	VLCD=VDD-V5		V ₅	Voo	-0.4xV _{LCD}		
	4	Vінт	CS, AO, D₀~	D7, E, R/W	2.0		Voo		
Input	1	VILT		Terminals	Vss		0.8	v	
Voltage	2	Vinc	CL, FR, RST		0.8xV ₀₀		Voo	\ \ \	
		VILC		Terminals	Vss		0.2xV _{DD}		
		Vонт	D ₀ ~D ₇	I _{OH} =-3.0mA	2.4				
Output	*	Volt	Terminals	IoL= 3.0mA			0.4		
Voltage	4	Vonci	FR Terminal	I _{он} =-2.0mA	2.4			v	
		Volci	rk jerminai	I _{OL} = 2.0mA			0.4	۷	
Input Leaka	ge	Teï	AO, E, R/W,	CS, CL, RST	-1.0		1.0	uА	
	Current	luo	D₀∼D⁊, FR T	erminals	-3.0		3.0	UA	5
Driver On-r	:		Ta=25℃	Vs=Voo-5.0V		5.0	7.5	kΩ	6
priver un-r	esistance	Ron		V ₅ =V _{DD} -3.5V				K 72	0
Stand-by Cu	rrent	ومما	CS=CL=VDD	1		0.05	1.0	uА	
0		looi	Display V ₅ =V f _{cL} =2kHz	oo-5.0V,		2.0	5.0		
Operating C	urrent	1002	Accessing, t	cyc=200kHz		300	500	uA	7
Reset time		t,	RST Terminal		1.0		1000	us	

- Note 4) NJUG453A can operate wide operating range, but it is not guarantee immediate voltage changing during the accessing of the MPU.
- Note 5) Apply to the High-impedance state of DO to D7 and FR terminals.
- Note 6) R_{ON} is the resistance values between power supply terminals (V_2 , V_3) and each output terminals of common and segment supplied by 0.1V.



Note 7) The 1002 is specified under the condition of cyclic(tcyc)inverted data input continuously.

The operating current during the accessing is proportionate to the frequency of tcyc.

In the no accessing it is as same as 1001.

BUS TIMING CHARACTERISTICS

• Read / Write operation sequence (68 Type MPU) $(V_{DD}=5.0V\pm10\%, V_{SS}=0V, Ta=-20 \sim +75 ^{\circ}C)$

				,			
PARA	METE	R ·	SYMBOL	MIN	MAX	CONDITION	UNIT
Address Set U	Jp Time	AO,R/W,CS	taws	20			
Address Hold	Time	Terminals	tane	10		_	
System Cycle Time		lerminais	tcycs	1000		_]	
Enable	Read	F T . 1		100			
Pulse Width	Write	E Terminal	tew	80			ns
Data Set Up 1	ſime		tose	80			""
Data Hold Tim	пе	D₀~D₁	tone	10]
Access Time		Terminals	tACC8		90	C∟=100pF	
Output Disab	le Time	1	tcне .	10	60	0L-100PI	

Note 8) Input signal rise time(t_r) and fall time(t_r) are less than 15ns.




fig.3 Bus Read / Write operation sequence (68 Type MPU)



• Read / Write operation sequence (80 Type MPU)

 $(V_{DD}=5.0V\pm10\%, V_{SS}=0V, Ta=-20~+75^{\circ}C)$

PARAMETER		SYMBOL	MIN	MAX	CONDITION	UNIT
Address Set Up Time	AO, CS	t _{AW8}	20		[
Address Hold Time	Terminal	t _{AH8}	10] ' ' '	
System Cycle Time	RW, WR	tavas	1000			
Control Pulse Width	Terminals	tcc	200			
Data Set Up Time		tose	80			กร
Data Hold Time	D ₀ ~D ₇	t _{ons}	10			
RD Access Time	Terminals	tACCB		90	C _L =100pF	
Output Disable Time		tснв	10	60	GL-100PF	

Note 9) Input signal rise time(t_r) and fall time(t_r) are less than 15ns.




fig.4 Bus Read / Write operation sequence (80 Type MPU)



· Display control timing characteristics (Both of 68 and 80 type MPU)

Input Timing

 $(V_{00}=5.0V\pm10\%, V_{88}=0V, Ta=-20\sim+75$ °C)

PARAMETER	SYMBOL	MIN	TYP	MAX	CONDITION	UNIT
"L" level Pulse Width	twici	35				us
"H" level Pulse Width	twhcL	35				us
Rise Time	tr		30	150		ns
Fall Time	t,		30	150		
FR Delay Time (NJU6453A Slave)	tofR	-2.0		2.0		us





fig.5 Display control timing characteristics




LCD DRIVING WAVEFORM






APPLICATION CIRCUITS 1

· 68 type MPU Interface




·80 type MPU Interface





M APPLICATION CIRCUITS 2

Combination of NJU6452A and NJU6453A
 (16 x 141 dots Driving Application Circuits)



NJU6453A

MEMO

[CAUTION]
The specifications on this databook are only given for information , without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.