



NJU6466

24-CHARACTER 2-LINE DOT MATRIX LCD CONTROLLER DRIVER

■ GENERAL DESCRIPTION

The NJU6466 is a 1 Chip Dot Matrix LCD controller driver for up to 24-character 2-line display.

It contains voltage converter, microprocessor interface circuits, instruction decoder controller, character generator ROM/RAM and high voltage operation common and segment drivers.

The voltage converter generates about twofold voltage (10V/6V) from single power supply(5V/3V). Consequently, high-contrast display can be performed though the simple power supply circuits.

The microprocessor interface circuits which operate 2MHz frequency, can be connected directly to 4bit/8bit microprocessor.

The character generator consists of 9,600bits ROM and 64 bytes RAM. The standard version ROM is coded with 240 characters including capital and small letter fonts and some of Japanese fonts.

The high voltage operation 32-common and 60-segment drivers operate by $13.5V(V_{DD}=5V)$ or $12.0V(V_{DD}=3V)$, and drives up to 24-character 2-line LCD panels which divided four common electrode blocks.

PACKAGE OUTLINE



NJU6466C

FEATURES

- 24-character 2-line Dot Matrix LCD Controller Driver
- 4/8 Bit Microprocessor Direct Interface
- Display Data RAM 80 x 8 bits ; Maximum 24-character 2-line Display
- Character Generator ROM 9,600 bits : 240 Characters for 5 x 7 Dots
- Character Generator RAM 64 x 8 bits ; 8 Patterns(5x7 Dots)
- Microprocessor can access to Display Data RAN and Character Generator RAM
- High Voltage LCD Driver; 32-common / 60-segment
- Programmable Duty Ratio;

1/16 Duty for 5x 7 Dots + Cursor, 1 Line 1/32 Duty for 5x 7 Dots + Cursor, 2 Lines

Number of Maximum Display Characters

Display Line	Duty	Font	Max. Disp. Characters
1 Line	1/16 duty	5 x 7 dots + cursor	24-character 1-line
2 Lines	1/32 duty	5 x 7 dots + cursor	24-character 2-line


Useful Instruction Set

Clear Display, Return Home, Display ON/OFF Cont, Cursor ON/OFF Cont, Display Blink, Cursor Shift, Character Shift

- Power On Initialize On-chip
- Voltage Converter On-chip
- Oscillation Circuit On-chip (External R or Ceramic Resonator required)
- Low Power Consumption
- Operating Voltage : -+5V / +3V
- Package Outline Chip
- C-MOS Technology



PAD LOCATION



Chip Size : $4.06 \text{mm} \times 3.93 \text{mm}$ Chip Thickness : $400 \pm 30 \text{um}$ Pad Size : $92 \text{um} \times 92 \text{um}$




COORDINATES

Chip Size $4.06\text{mm}\times3.93\text{mm}$ (Chip Center X=0um , Y=0um)

No	Pad Name	X (um)	Y (um)	No	Pad Name	X (um)	Y (um)	No	Pad Name	X (um)	Y (um)
1	SEG ₄₅	-1861	-1792	- 41	V _{SOUT}	1860	- 603	81	SEG ₇	- 781	1791
2	SEG ₄₆	~1741	-1792	42	C ₁	1860	- 475	82	SEG ₈	- 901	1791
3	SEG ₄₇	-1621	-1792	43	C ₂	1860	- 347	83	SEG ₉	-1021	1791
4	SEG ₄₈	-1501	-1792	44	Vei	1860	- 219	84	SEG10	-1141	1791
5	SEG ₄₉	-1381	-1792	45	V _{DD}	1860	- 91	85	SEG ₁₁	-1261	1791
6	SEG50	-1261	-1792	46	RS	1860	37	86	SEG ₁₂	-1381	1791
7	SEG ₅₁	-1141	-1792	47	R/W	1860	165	87	SEG ₁₃	-1501	1791
8	SEG ₅₂	-1021	-1792	48	Ε	1860	293	88	SEG ₁₄	-1621	1791
9	SEG53	- 901	-1792	49	DBo	1860	421	89	SEG ₁₅	-1741	1791
10	SEG ₅₄	- 781	-1792	50	DB ₁	1860	549	90	SEG ₁₆	-1861	1791
l ii l	SEG55	- 661	-1792	51	DB ₂	1860	677	91	SEG ₁₇	-1861	1619
12	SEG ₅₆	- 541	-1792	52	DBa	1860	805	92	SEG ₁₈	-1861	1499
13	SEG ₅₇	- 421	-1792	53	DB ₄	1860	933	93	SEG ₁₉	-1861	1379
14	SEG58	- 301	-1792	54	DB ₅	1860	1061	94	SEG ₂₀	-1861	1259
15	SEG ₅₉	- 181	-1792	55	DB ₆	1860	1189	95	SEG ₂₁	-1861	1139
16	SEG ₆₀	- 61	-1792	56	DB ₇	1860	1317	96	SEG ₂₂	-1861	1019
17	COMe	, 60	-1792	57	T2	1860	1445	97	SEG ₂₃	-1861	899
18	COM ₁₀	180	-1792	58	T1	1860	1573	98	SEG ₂₄	-1861	779
19	COM11	300	-1792	59	COM ₂₄	1860	1791	99	SEG ₂₅	-1861	659
20	COM12	420	-1792	60	COM ₂₃	1740	1791	100	SEG ₂₆	-1861	539
21	COM ₁₃	540	-1792	61	COM22	1620	1791	101	SEG ₂₇	-1861	419
22	COM ₁₄	660	-1792	62	COM21	1500	1791	102	SEG ₂₈	-1861	299
23	COM ₁₅	780	-1792	63	COM20	1380	1791	103	SEG ₂₉	-1861	179
24	COM ₁₆	900	-1792	64	COM ₁₉	1260	1791	104	SEG30	-1861	59
25	COM ₂₅	1020	-1792	65	COM ₁₈	1140	1791	105	SEG ₃₁	-1861	- 61
26	COM ₂₆	1140	-1792	66	COM ₁₇	1020	1791	106	SEG ₃₂	-1861	- 181
27	COM ₂₇	1260	-1792	67	COMs	900	1791	107	SEG ₃₃	-1861	- 301
28	COM ₂₈	1380	-1792	68	COM ₇	780	1791	108	SEG34	-1861	- 421
29	COM ₂₉	1500	-1792	69	COMe	660	1791	109	SEG₃₅	-1861	- 541
30	COM30	1620	-1792	70	COMs	540	1791	110	SEG3 6	-1861	- 661
31	COM ₃₁	1740	-1792	71	COM₄	420	1791	111	SEG ₃₇	-1861	- 781
32	COM ₃₂	1860	-1792	72	COM₃	300	1791	112	SEG ₃₈	-1861	- 901
33	Ves	1860	-1601	73	COM ₂	180	1791	113	SEG₃₃	-1861	-1021
34	OSC ₁	1860	-1473	74	COM ₁	60	1791	114	SEG ₄₀	-1861	-1141
35	OSC ₂	1860	-1345	75	SEG ₁	- 61	1791	115	SEG ₄₁	-1861	-1261
36	V ₁	1860	-1217	76	SEG ₂	- 181	1791	116	SEG ₄₂	-1861	-1381
37	V ₂	1860	-1096	77	SEG₃	- 301	1791	117	SEG ₄₃	-1861	-1501
38	Vз	1860	- 974	78	SEG₄	- 421	1791	118	SEG ₄₄	-1861	-1621
39	V ₄	1860	- 853	79	SEG ₅	541	1791	-		-	~
40	V 5	1860	- 731	80	SEG ₆	- 661	1791	- 1		-	-



BLOCK DIAGRAM





■ TERMINAL DESCRIPTION

NO.	SYMBOL	FUNCTION
45	VDD	Power Source (VDD : +5V / +3V)
33	Vss	Power Source (GND : OV)
34, 35	OSC ₁ , OSC ₂	Oscillation Terminals; External R or Ceramic Resonator connect to these terminals. For external clock operation, the clock should be input on OSC1.
46	RS	Register selection signal input "0": Instruction Register (Writing) Busy Flag (Reading) "1": Data Register (Writing/Reading)
47	R/W	Read/Write selection signal input "0": Write, "1": Read
48	Е	Read/Write activation signal input
53~56	DB₄~DB7	3-state Data Bus(Upper) to transfer the data between MPU and NJU6466 DB7 is also used for the Busy Flag reading
49~52	DB₀~DB₃	3-state Data Bus(Lower) to transfer the data between MPU and NJU6466 These bus are not used in the 4bit operation
74~67 17~24 66~59 25~32	COM ₁ ~COM ₈ COM ₉ ~COM ₁₆ COM ₁₇ ~COM ₂₄ COM ₂₅ ~COM ₃₂	LCD Common driving signal No use terminals output no-active signal, or COM ₁₇ ~COM ₉₂ out- put no-active signal in the 1/16 duty operation.
75~118 1~16	SEG ₁ ~SEG ₄₄ SEG ₄₅ ~SEG ₆₀	LCD Segment driving signal
42, 43	C ₁ , C ₂	Capacitor for Voltage Doubler Connecting Terminal (+) Capacitor for Voltage Doubler Connecting Terminal (-)
44	Vei	Input Terminal for Voltage Doubler (Normally $V_{ci} = V_{\rm DD}$)
41	V _{5 out}	Voltage Doubler Output Terminal
36~40	V1~V5	LCD Driving Power Source
58	T1	Maker Testing Terminal (Normaily Open)
57	Т2	Maker Testing Terminal (Normally Open)



■ FUNCTIONAL DESCRIPTION

(1) Description for each blocks

(1-1) Register

The NJU6466 incorporates two 8-bit registers, an instruction Register(IR) and a Data Register(DR).

The Register(IR) stores instruction codes such as "Clear Display" and "Return Home", and address data for Display Data RAM (DD RAM) and Character Generator RAM(CG RAM). The MPU can write the instruction code and address data to the Register(IR), but it cannot read out from the Register(IR).

The Register (DR) is a temporary stored register, the data stored in the Register (DR) is written into the DD RAM or CG RAM and read out from the DD RAM or CG RAM.

The data in the Register(DR) written by the MPU is transferred automatically to the DD RAM or CG RAM by internal operation.

When the address data for the DD RAM or CG RAM is written into the Register(IR), the addressed data in the DD RAM or CG RAM is transferred to the Register(DR). By the MPU read out the data in the Register(DR), the data transmitting process is performed completely.

After reading the data in the Register(DR) by the MPU, the next address data in the DD RAM or CG RAM is transferred automatically to the Register(DR) to provide for the next MPU reading.

These two registers are selected by the selection signal RS as shown below:

Table 1. shows register operation controlled by RS and R/W signals.

Table 1. Register Operation

RS	R/W	Selected Register	Operation
0	0	I.D.	Write
0	1	in .	Read busy flag(DB ₇) and address counter(DB ₀ ~DB ₆)
1	0	DD	Write (DR to DD or CG RAM)
1	1	DR	Read (DD or CG RAM to DR)

(1-2) Busy Flag (BF)

When the internal circuits are in the operation mode, the busy flag is "1", and any instruction reading is inhibited.

The busy flag (BF) is output at DB, when RS="0" and R/W="1" as shown in table 1.

The next instruction should be written after busy flag (BF) goes to "0".

(1−3) Address Counter (AC)

The address Counter(AC) addressing the DD RAM and CG RAM.

When the address setting instruction is written into the Register(IR), the address information is transferred from Register(IR) to counter(AC). The selection of either the DD RAM or CG RAM is also determined by this instruction.

After writing (or reading) the display data to (or from) the DD RAM or CG RAM, the Counter (AC) increments (or decrements) automatically.


The address data in the Counter(AC) is output from DB $_6\sim$ DB $_0$ when RS="0" and R/W="1" as shown in Table 1.



(1-4) Display Data RAM (DD RAM)

The display data RAM(DD RAM) consists of 80 x 8 bits, stores up to 80-character display data represented in 8-bit code.

The unused display data memory area in the DD RAM can be used as a general data memory area. The DD RAM address data set in the address Counter(AC) is represented in Hexadecimal.



(1-4-1) 1-line Display (Function set code N=0)

(a) 24-character 1-line Display Example

The relation between DD RAM address and display position on the LCD is shown below:


When the display shift is performed, the DD RAM address changes as follows:

(Left Shift Display) 09 15 16 | 17 $(00) \leftarrow | 01 | 02 | 03 | 04 | 05 | 06$ 07 | 08 | OA OB OC. 13 14 (Right Shift Display) 09 13 | 14 | \rightarrow (17) 00 | 01 02 03 04 05 06 07 80

(b) 20-character 1-line Display Example

The relation between DD RAM address and display position on the LCD is shown below:

When the display shift is performed, the DD RAM address changes as follows:





(C) 12-character 1-line Display Example

The relation between DD RAM address and display position on the LCD is shown below :

When the display shift is performed, the DD RAM address changes as follows:

(Left Shift Display)

(Right Shift Display)

I	4F	00	01	02	03	04	05	06	07	08	09	OA	→(0B)

(1-4-2) 2-line Display (Function set code N=1)

(a) 24-character 2-line Display Example
The relation between DD RAM address and display position on the LCD is shown below:

	1	2	3	4	5	6	7	8	9	10	11	12	19	20	21	22	23	24	←Display
1st Line	00	01	02	03	04	05	06	07	08	09	OA	OB	 12	13	14	15	16	17	HA WAG OO
2nd Line	40	41	42	43	44	45	46	47	48	49	4A	4B	 52	53	54	55	56	57	Display Position DD RAM Add. (Hexadecimal)
						•													(nexadecimai)

Note: In the 2 lines display mode, the 1st line and 2nd line are defined as (00)_H to (27)_H and (40)_H to (67)_H. Please note that the end of 1st line address and the beginning of 2nd line address are not consecutive.

When the display shift is performed, the DD RAM address changes as follows:

(Left Shift Display)

(00)←	01	02	03	04	05	06	07	08	09	OA	0B	0C	13	14	15	16	17	18	←(19)
(40)←	41	42	43	44	45	46	47	48	49	4A	4B	4C	 53	54	55	56	57	58	←(59)

(Right Shift Display)

(26)→	27	00	01	02	03	04	05	06	07	08	09	OA.	 11	12	13	14	15	16	→ (17)
(66)→	67	40	41	42	43	44	45	46	47	48	49	4A	 51	52	53	54	55	56	→ (57)



(b) 20-character 2-line Display Example

The relation between DD RAM address and display position on the LCD is shown below:

4 .	1	2	3	4	5	6	7	8	9	10	11	12	17	18	19	20	←Display Position
lst Line	00	01	02	03	04	05	06	07	08	09	OA	OB	 10	11	12	13	DD RAM Address
2nd Line	40	41	42	43	44	45	46	47	48	49	4A	4B	 50	51	52	53	(Hexadecimal)

When the display shift is performed, the DD RAM address changes as follows: (Left Shift Display)

(40)←	41	42	43	44	45	46	47	48	49	4A	4B	4C	 51	52	53	54

(Right Shift Display)

27	00	01	02	03	04	05	06	07	08	09	0A	 0F	10	11	12	→ (13)
67	40	41	42	43	44	45	46	47	48	49	4A	 4F	50	51	52	→ (53)

(C) 12-character 2-line Display Example

The relation between DD RAM address and display position on the LCD is shown below:

1.4	_1	2	3	4	5	6	7	8	9	10	11	12	←Display Position
Line	00	01	02	03	04	05	06	07	08	09	OA	OB	CD RAM Address
Line	40	41	42	43	44	45	46	47	48	49	4A	4B	Position DD RAM Address (Hexadecimal)

When the display shift is performed, the DD RAM address changes as follows: (Left Shift Display)

(00)←	01	02	03	04	05	06	07	08	09	OA	OB	0C
(40)←	41	42	43	44	45	46	47	48	49	4A	4B	4C

(Right Shift Display)

						_	_				-	10
27	00	01	02	03	04	05	06	07	08	09	OA	→(0B)
67	40	41	42	43	44	45	46	47	48	49	4A	→(4B)

(1-5) Character Generator ROM

The Character Generator ROM (CG ROM) generates 5 x 7 dots character pattern represented in 8-bit character codes.

The storage capacity is up to 240 kinds of 5 x 7 dots character pattern. The correspondence between character code and standard character pattern of NJU6466 is shown in Table 2.

User-defined character pattern (Custom Font) are also available by mask option.



Table 2. CG ROM Character Pattern (ROM version -02)

				137700			Up	per 4-	-bit (Hexa	decim	al)					
	/	0 .	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F
	0	CG RAM (01)					::::	٠.	 .	1,,;		1	••••		:::.		ļ::
	1	(02)			.i.			-:::	-:::	11		:::	Ţ.:	;	i;		ា
	2	(03)	:::			1		1::		ı::::		!"	•1	• •	×		<u> </u>
	3	(04)					:	1	:::.	::::		i	וֹיָיִין		#::	: <u>::</u> .	:::::
1	4	(05)							1			٠.	.I.		†;;	ļi	:: ::
_	5	(06)	I				I!	::::	ii			::		::].	:::5	
Lower 4-bit (Hexadecimal	6	(07)	i			!···	I I	•	1.,1	::: ::::i		:::		••••		<u>;</u> ::	:
it (Hex	7	(08)	K	:				:::	1,1,1	: <u>"</u> .	Ü	.:.	:::::::::::::::::::::::::::::::::::::::	;;; ;	•	:::]	:::
wer 4-bi	8	(01)		i.				l·";	<i>:</i> ::	ļ <u>:::</u> :		•1	·:!	:::	1,	"	:::
<u> </u>	9	(02))			1,1	:	:!	1		::::	· T	<i>.</i> !	1 .:	:	••
	A	(03)	<u>.</u> ن.	:•:	::	!	:		:::		i			1 1	Ĭ·		==:
	В	(04)	:		::			! ::	•	1.	4.	.::		!		::	
	С	(05)	!	:				1		1	<u>:</u>	:::	: :		ŗj	:::	
	D	(06)			*****		1			1.	ij			•••,			:
	E	(07)	: ::	::				! ":	•••	<u>;;;</u>	P _i			: : :	•;•	" 1	
	F	(08));÷						•	i ⁱⁱ i	::	:::	•				10161 10164 11164 10116 10116 10116 10116



(1-6) Character Generator RAM (CG RAM)

The character generator RAM(CG RAM) can store any kinds of character pattern in 5×7 dots written by the user program to display user's original character pattern. The CG RAM can store 8 kind of character in 5×7 dots mode.

To display user's original character pattern stored in the CG RAM, the address data $(00)_{\rm H}$ - $(07)_{\rm H}$ or $(08)_{\rm H}$ - $(0F)_{\rm H}$ should be written to the DD RAM as shown in Table 2.

Table 3. shows the correspondence among the character pattern, CG RAM address and Data. Unused memory area of the CG RAM can also be used as the general data memory area.

Table 3. Correspondence of CG RAM address, DD RAM character code and CG RAM character pattern (5 x 7 dots).

Address	(CG RAM Data)	
	765 43210	(2)
5 4 3 2 1 0	<u> </u>	¥ ,
Upper Lower	Upperbit Lowerbit	
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	* * * 1 1 1 0	Character Pattern Example (1)
	* * * ! 0 0 0 0 0	←Cursor Position
0 0 1 0 0 0 0 0 0 0 1 0 1 0 1 0 1 1 1 1	* * * 100001 01010 01010 011111 00100	Character Pattern Example (2)
	***!00000	←Cursor Position
0 0 0 0 0 0 0 1	* * *	
	i i	* : Don't Care
1 1 1 0 1 1 1 0 0 1 0 1 1 1 0 1		
	0 0 0 0 0 0 0 0 0 0 1 0 1 0 0 1 0 0 1 1 1 1 1 0 1 1 1 1 1 1 0 0 1 1 1 1 1 0 1 1 1 1 1 0 1 1 1 1 1 0 1 1 1 1 1 0 1 1 1 1 1 0 1 1 1 1 1 0 1 1 1 1 1 0 1 1 1 1 1 0 1 1 1 1 1 0 1 1 1 1 1 0 1 1 1 1 1 0 1 1 1 1 1 0 1 1 1 1 1 0 1 1 1 1 1 1 0 1	0 0 0 0 0 0 0

- Notes: 1. Character code bits 0 to 2 correspond to the CG RAM address 3 to 5 (3 bits: 8 patterns).
 - 2. CG RAM address 0, 1 and 2 designate character pattern line position.

 The 8th line is the cursor position and the display is performed by logical OR with cursor. Therefore, in case of the cursor display, the 8th line should be "0". If there is "1" in the 8th line, the bit "1" is always displayed on the cursor position regardless of cursor existence.
 - 3. Character pattern row position correspond to the CG RAM data bits 0 to 4 are shown above.
 - The bits 5 to 7 of the CG RAM are not appear on the display (no meaning for the display), but memory elements are existing, therefore it can be used as the general purpose RAM.
 - 4. CG RAM character patterns are selected when character code bits 4 to 7 are all "0" and it is addressed by character code bits 0 to 2. Therefore, the address $(00)_{\rm H}$ and $(08)_{\rm H}$, $(01)_{\rm H}$ and $(09)_{\rm H}$, -----, $(07)_{\rm H}$ and $(0F)_{\rm H}$ select the same character pattern as shown in Table 2 and Table 3.
 - 5. "1" for CG RAM data corresponds to display On and "0" to display Off.



(1-7) Timing Generator

The timing generator generates a timing signals for the DD RAM, CG RAM, CG ROM and other internal circuits operation.

RAM read timing for the display and internal operation timing for MPU access are separately generated, so that they may not interfere with each other.

Therefore, when the data write to the DD RAM for example, there will be no undesirable influence, such as flickering, in areas other than the display area.

(1-8) LCD Driver

LCD driver consist of 32-common driver and 60-segment driver.

When the line number is selected by a program, the required common drivers output the common driving waveform and the other common drivers output non-selection waveform automatically.

The 60 bits of character pattern data are shifted in the shift-register and latched when the 60 bits shift performed completely. This latched data controls display driver to output LCD driving waveform.

(1-9) Cursor Blinking Control Circuit

This circuits controls cursor On/Off and cursor position character blinks.

The cursor or blinks appear in the digit residing at the DD RAM address set in the address counter (AC).

When the address counter is $(08)_{\rm H}$, a cursor position is shown as follows:

	AC ₆	AC e	AC ₄	AC ₃	AC ₂	AC 1	AC _o	1						
1-lina	_1	2	3	4	5	6	7	8	9	10-	11	12		← Display position
1-line Display	00	01	02	03	04	05	06	07	08	09	0A	OB		← DD RAM address (Hexadecimal)
	-		A						1	Curs	or p	ositi	ion	(Hexadecimai)
	1	2	3	4	5	6	7	8	9	10	11	12		← Display position
2-1 i ne	00	01	02	03	04	05	06	07	08	09	0A	ОВ		محددال ۱۸۵ ۵۵
Display	40	41	42	43	44	45	46	47	48	49	4A	4B		DD RAM address ← (Hexadecimal)
						St.—13.0			1	Curs	or p	ositi	ion	

(Note) The cursor or blinks appear when the address counter(AC) selects the CG RAM.

But the displayed the cursor and blink are meaningless.

If the AC storing the CG RAM address data, the cursor and blink are displayed in the meaningless position.




(2) Power on Initialization by internal circuits

The NJU6466 is automatically initialized by internal power on initialization circuits when the power is turned on. In the internal power on initialization, following instructions are executed.

During the Internal power on initialization, the busy flag (BF) is "1" and this status is kept 10 ms after V_{DD} rises to 4.5V (V_{DD} =5V) or 2.4V (V_{DD} =3V).

Initialization flow is shown below:



If the condition of power supply rise time described in the Electrical Characteristics is not satisfied, the internal Power On Initialization Circuits will not operate and initialization will not be performed. In this case the initialization by MPU software is required.

(3) Instructions

The NJU6466 incorporates two registers, an Instruction Register (IR) and a Data Register (DR). These two registers store control information temporarily to allow interface between NJU6466 and MPU or peripheral ICs operating different cycles. The operation of NJU6466 is determined by this control signal from MPU.

The control information includes register selection signals (RS), read/write signals (R/W) and data bus signals (DB₀ to DB₇).

Table 4. shows each instruction and its operating time.

Note) The execution time mentioned in Table 4. based on fcp or fosc=250kHz. If the oscillation frequency is changed, the execution time is also changed.



Table 4. Table of Instructions

INSTRUCTIONS	RS	R/W		DB ₆	O DBs	D DB4	E DB₃		DB ₁	DBo	DESCRIPTION	EXEC TIME
Non-operation	0	0	0	0	0	0	0	0	0	0	Non-operation. Only takes judge- ment machine cycle.	40us
Clear Display	0	0	0	0	0	0	0	0	0	1	Display clear and sets DD RAM address 0 in AC.	1.64ms
Return Home	0	0	0	0	0	0	0	0	1	*	Sets DD RAM address 0 in AC and returns display being shifted to original position. DD RAM contents remain unchanged	1.64ms
Entry Mode Set	0	0	0	0	0	0	0	1	I/D	S	Sets cursor move direction and specifies shift of display are performed in data read/write. I/D=1:Increment, I/D=0:Decrement S=1:Accompanies display shift	40us
Display On/Off Control	0	0	0	0	0	0	1	D	С	В	Sets of display On/Off(D), cur- sor On/Off(C) and blink of cur- sor position character(B).	40us
Cursor or Display Shift	0	0	0	0	0	1	S/C	R/L	*	*	Moves cursor and shifts display without changing DD RAM contents S/C=1: Display shift S/C=0: Cursor shift R/L=1: Shift to the right R/L=0: Shift to the left	60us
Function Set	0	0	0	0	1	DL	N	*	*	*	Sets interface data length(DL), number of display lines(N). DL=1 : 8 bits, DL=0 : 4 bits N=1 : 2 lines, N=0 : 1 line	40us
Set CG RAM Address	0	0	0	1	←		A	¢Ġ		· →	Sets CG RAM address. After this instruction, the data is transferred on CG RAM.	40us
Set DD RAM Address	0	0	1	←			Арр			>	Sets DD RAM address. After this instruction, the data is transferred on DD RAM.	40us
Read Busy Flag & Address	0	1	BF	←			AC			-→	Reads busy flag and AC contents. BF=1 : Internally operating BF=0 : Can accept instruction	0us
Write Data to CG & DD RAM	1	0	←			Writ	e Da	ta		>	Writes data into DD or CG RAMs.	40us
Read Data from CG or DD RAM	1	1	←			Read	Dat	a		→	Reads data from DD or CG RAMs.	60us
Explanation of Abbreviation	DD 1 Aca AC	: 0	g ra'	M ad	dres	s, A	DD	: DD	RAM	addre	racter generator RAM ess, Corresponds to cursor address DD and CG RAMs	

^{* =} Don't care



(3-1) Description of each instructions

(a) NOP (Non operation)

5	RS	R/W	DB ₇	DB ₆	DB ₅	DB 4	DВз	DB ₂	DBı	DB _o
Code	0	0	0	0	0	0	0	0	0	0

Non operation instruction. It consumes certain judgement machine cycles only.

(b) Clear Display

	RS	R/W	DB ₇	DB e	DB ₅	DB4	DBa	DB2	DB ₁	DBo
Code	0	0	0	0	0	0	0	0	0	1

Clear display instruction is executed when the code "1" is written into DB $_0$. When this instruction is executed, the space code (20) $_{\rm H}$ is written into every DD RAM address, the DD RAM address 0 is set into the address counter and entry mode is set increment. If the cursor or blink are displayed, they are returned to the left end of the LCD(the left end of the 1st line in the 2-line display mode).

The S of entry mode does not change.

Note: The character pattern for character code (20)_H must be blank code in the user-defined character pattern(Custom font).

(c) Return Home

	RS	R/W	DB7	DBe	DB ₅	DB ₄	DB₃	DB2	DB 1	DBo	_
Code	0	0	0	0	0	0	0	0	1	*	* = Don't care

Return home instruction is executed when the code "1" is written into DB₁. When this instruction is executed, the DD RAM address 0 is set into the address counter. Display is returned its original position if shifted, the cursor or blink are returned to the left end of the LCD(the left end of the 1st line in the 2-line display mode) if the cursor or blink are on the display.

The DD RAM contents do not change.

(d) Entry Mode Set

	RS	R/W	DB7	DBe	DBs	DB4	DBa	DB2	DB ₁	DBo
Code	0	0	0	0	0	0	0	1	I/D	S

Entry mode set instruction which sets the cursor moving direction and display shift On/Off, is executed when the code "1" is written into DB_2 and the codes of (I/D) and (S) are written into $DB_1(I/D)$ and $DB_0(S)$, as shown below.

(I/D) sets the address increment or decrement, and the (S) sets the entire display shift in the DD RAM writing.

I/D			Fι	ı n	С	t	i	0	h					
1	Address increment: read/write, and the	The curs	addi or o	ress or b	of lin	the k mo	DD ve	or to	CG the	RAM increment right.	(+1)	when	the
0	Address decrement: read/write, and the	The curs	addr or o	ress or b	of	the k mo	DD ve	or to	CG the	RAM decrement left.	(-1)	when	the



S	Function
1	Entire display shift. The shift direction is determined by I/D: shift to the left at I/D=1 and shift to the right at the I/D=0. The shift is operated only for the character, so that it looks as if the cursor stands still and the display moves. The display does not shift when reading from the DD RAM and writing/reading into/from CG RAM.
0	The display does not shifting.

(e) Display On/Off Control

	RS	R/W	DB ₇	D8 ^e	DB ₅	DB₄	DВз	DB ₂	DB ₁	DBo
Code	0	0	0	0	0	0	1	D	C	В


Display On/Off control instruction which controls the display On/Off, the cursor On/Off and the cursor position character blink, is executed when the code "1" is written into DB_3 and the codes of (D), (C) and (B) are written into $DB_2(D)$, $DB_1(C)$ and $DB_0(B)$, as shown below.

D	Function
1	Display On.
0	Display Off. In this mode, the display data remains in the DD RAM so that it is retrieved immediately on the display when the D change to 1.
	vi '
C	Function
1	Cursor On. The cursor is displayed by 5 dots on the 8th line.
0	Cursor Off. Even if the display data write, the I/D etc does not change.
В	Function
1	The cursor position character is blinking. Blinking rate is 455.2ms at for or fosc=270kHz and 491.6ms at fcp=250kHz. The blink is displayed alternatively with all on (it means all black) and characters display. The cursor and the blink can be displayed simultaneously.
0	The character does not blink.



Character Font 5 x 7 dots

(1) Cursor display example



Alternating display

(2) Blink display example



(f) Cursor/Display Shift

				-			DВз				
Code	0	0	0	0	0	1	S/C	R/L	*	*	* = Don't care

The Cursor/Display shift instruction shifts the cursor position or display to the right or This function is used to correct or search left without writing or reading display data. the display. In the 2-line display, the cursor moves to the 2nd line when it passes the 40th digit of the 1st line. Notice that the 1st and 2nd line displays will shift at the same time. When the displayed data is shifted repeatedly, each line moves only horizontally.

The 2nd line display does not shift into the 1st line position.

The contents of address counter(AC) does not change by operation of the display shift

This instruction is executed when the code "1" is written into DB4 and the codes of (S/C) and (R/L) are written into $DB_3(S/C)$ and $DB_2(R/L)$, as shown below.

S/C	R/L	Function
0 0 1	0 1 0 1	Shifts the cursor position to the left ((AC) is decremented by 1) Shifts the cursor position to the right ((AC) is incremented by 1) Shifts the entire display to the left and the cursor follows it. Shifts the entire display to the right and the cursor follows it.

(g) Function Set

								DB ₂			w.
Code	0	0	0	0	1	DL.	N	* .	*	*	* = Don't care

Function set instruction which sets the interface data length and number of display lines, is executed when the code "1" is written into DB_5 and the codes of (DL) and (N) are written into $DB_4(DL)$ and $DB_3(N)$, as shown below (character font is fixed 5 x 7 dots).

(DL) sets the interface data length and (N) sets the number of display lines either the 1-


line or 2-lines.

NOTE This function set instruction must be performed at the head of the program prior to all other existing instructions(except Busy flag/Address read). This function set instruction can not be executed afterwards unless the interface data length change.

DL.			Funct	i o	п			
1	Set the interfa	ace data length to	8 bits (DB7	to DB _o)				
0	Set the interfa	ace data length to be sent or receive	4 bits (DB7	to DB ₄)				
	The data must i	pe Sellt of receive	tu thice.			-	-	
N	Display lines	Character Font	Duty Ratio			0	t	е
N 0			···			0	t	е



(h) Set CG RAM Address



Set CG RAM address instruction is executed when the code "1" is written into DB_6 and the address is written into DB_5 to DB_0 as shown above.

The address data mentioned by binary code "AAAAAA" is written into the address counter(AC) together with the CG RAM addressing condition. After this instruction execution, the data writing/reading is performed into/from the CG RAM.

(i) Set DD RAM Address

RS R/W DB₇ DB₆ DB₅ DB₄ DB₃ DB₂ DB₁ DB₀
Code 0 0 1 A A A A A A A

Whigher order bit Lower order bit
$$\rightarrow$$

Set DD RAM address instruction is executed when the code "1" is written into DB $_7$ and the address is written into DB $_6$ to DB $_0$ as shown above.

The address data mentioned by binary code "AAAAAAA" is written into the address counter(AC) together with the DD RAM addressing condition. After this instruction, the data writing/reading is performed into/from the DD RAM.

Note: In case of the 1-line display, the address data is (00)_H to (4F)_H, and during the 2-line display, the address is (00)_H to (27)_H for the 1st line and (40)_H to (67)_H for the 2nd line.

(j) Read Busy Flag & Address

	RS	R/W	DB ₇	DBe	DB ₅	DB4	DB3	DB ₂	DB 1	DBo
Code	0	1	BF	A	A	A	A	A	A	A
				←Hig	her or	der bi	t	Lowe	r orde	r bit→

This instruction reads out the internal status of the NJU6466. When this instruction is executed, the busy flag(BF) which indicate internal operation is read out from DB, and the address of CG RAM or DD RAM is read out from DB, to DB, (the address for CG RAM or DD RAM is determined by the previous instruction).

(BF)=1 indicates that internal operation is in progress. The next instruction is inhibited when (BF)=1. Check the (BF) status before the next write operation.



(k) Write Data to CG or DD RAM

	RS	R/₩	DB7	DBe	DBe	DB4	DВз	DB ₂	DBı	DBo	_
Code	1	0	D	D	D	D	D	D	D	D	l
			←Hig	her or	der bi	t		Lowe	r orde	r bit→	>

Write Data to CG RAM or DD RAM instruction is executed when the code "1" is written into (RS) and code "0" is written into (R/W).

By the execution of this instruction, the binary 8-bit data "DDDDDDDD" are written into the CG RAM or DD RAM. The selection of the CG RAM or DD RAM is determined by the previous instruction.

After this instruction execution, the address increment(+1) or decrement(-1) performed automatically according to the entry mode set. And the display shift is also executed according to the previous entry mode set.

(1) Read Data from CG or DD RAM

	RS	R/W	DB7	DB6	DBs	DB₄	DВз	DB ₂	DB t	DBo	_
Code	1	1	D	D	D	D	D	D	D	D	
			←High	her or	der bi	t		Lowe	r orde	r bit-	>

Read Data from CG RAM or DD RAM instruction is executed when the code "1" is written into (RS) and (R/W).

By the execution of this instruction, the binary 8 bit data "DDDDDDDD" are read out from CG RAM or DD RAM. The selection of the CG RAM or DD RAM is determined by the previous instruction.

Before executing this instruction, either the CG RAM address set or DD RAM address set must be executed, otherwise the first read out data are invalidated.

When this instruction is serially executed, the next address data is normally read from the second read.

The address set instruction is not required if the cursor shift instruction is executed just beforehand(only DD RAM reading).

The cursor shift instruction has same function as the DD RAM address set, so that after reading the DD RAM, the address increment or decrement is executed automatically according to the entry mode.

But display shift does not occur regardless of the entry mode.

Note: The address counter(AC) is automatically incremented or decremented by 1 after write instructions to either of the CG RAM or DD RAM. Even if the read instruction is executed after this instruction, the addressed data can not be read out correctly. For a correct data read out, either the address set instruction or cursor shift instruction (only with DD RAM) must be implemented just before this instruction or from the second time read out instruction execution if the read out instruction is executed 2 times consecutively.




(3-2) Initialization using the internal reset circuits

(a) 24-character 1-line in 8-bit operation (Using internal reset circuits).

At the 24-character 1-line display, the Function set, Display On/Off Control and Entry Set Instruction must be executed before the data input, as shown below.

The DD RAM of the NJU6466 can store up to 80 characters, as explained before, therefore the advertising moving display is available when combined with display shift operation. Since the display shift operation changes only display position and the DD RAM contents remain unchanged, display data which are entered first can be output when the return home operation is performed.




Write data to the DD/CG RAM and set the Instruction

(b) 24-character 1-line in 4-bit operation (Using internal reset circuits).

In the 4-bit operation, the function set must be performed by the user programming.

When the power is turned on, 8-bit operation is selected automatically, therefore the first input is performed under 8-bit operation. In this operation, full instruction can not input because of terminals DBo to DB3 are no connection. Therefore, same instruction must be rewritten on the RS, R/W and DB, to DB4, as shown below. Since one operation is completed by the two accesses in the 4-bit operation mode, rewrite is required to set the instruction code in full. 24-character 1-line in 4-bit operation is shown as follows:



lnitialized. No display appears.

Set the 4-bit operation. This step is executed in 8-bit mode set by the initialization.

Set the 4-bit operation / 1-line display / 5 x 7dots Font. The 4-bit operation starts from this step.

Turn on display and cursor. Entire display is in space mode by the initialization.

Example for set address increment and cursor right shift when the data write to the DD or CG RAM.




(c) 24-character 2-line in 8-bit operation (Using internal reset circuits).

In the 2-line display, the cursor moves automatically from the 1st to the 2nd line after the 40th character of the 1st line has been written.

Therefore, if the display characters is only 24 character in the 1st line, the DD RAM address must be set by the user programming to change the cursor position to the 2nd line.

The 1st and 2nd line displays will shift at the same time. When the displayed data is shifted repeatedly, each line moves only horizontally.

The 2nd line display does not shift into the 1st line position.



Initialized. No display appears.

Set the 8-bit operation/ 2-line display / 5x7dots Font.

Turns on display and cursor. Entire display is in space mode by the initialization.


Example for set address increment and cursor right shift when the data write to the DD or CG RAM.



(3-3) Initialization by instruction


If the power supply conditions for the correct operation of the internal reset circuits are not met, the NJU6466 must be initialized by the instruction.

(a) Initialization by Instruction in 8-bit interface





(b) Initialization by Instruction in 4-bit interface






(4) LCD DISPLAY

(4-1) Power Supply for LCD Driving

NJU6466 incorporates voltage doubler to generate the LCD driving high voltage. The voltage doubler generate about twofold voltage from the $V_{\rm c}$; input voltage (9.5V typ at lout=2mA and $V_{\rm c}$;=5V). In order to generate LCD display driving waveform, the NJU6466 required external bleeder resistance. The bleeder resistance must be changed according to the duty ratio as shown below.

LCD Driving Voltage vs Duty Ratio

	Duty Ratio	1/16	1/32
	Bias	1/5	1/6.7
D-1112	V ₁	VDD-1/5VLCD	VDD-1/6.7VLCD
Power	V ₂	VDD-2/5VLCD	VDD-2/6.7VLCD
Supply	Vз	VDD-3/5VLCD	VDD-3/6.7VLCD
	V4	VDD-4/5VLCD	VDD-4/6.7VLCD
	V ₅	VDD-VLCD	V _{DD} -V _{LCD}



(a) 1/5 bias (1/16 Duty) (Internal Voltage Doubler No-use example)

(b) 1/6.7 bias (1/32 Duty)
(Internal Voltage Doubler using example)

Internal Driving Voltage Supply Examples



(4-2) Relation between oscillation frequency and LCD frame frequency.

The NJU6466 requires either one of the oscillation resistance(RF) or ceramic resonator for the internal oscillation, or external clock.

In case of the oscillation resistance using, the oscillating frequency is affected by the stray capacitance of the terminals OSC_1 and OSC_2 , thus shorter connection length of these terminals are required.


ECD frame frequency example mentioned below is based on 250kHz oscillation (1 clock=4us).

LCD frame frequency is calculate by following formula.

1 frame cycle =
$$\frac{1}{\text{fosc}}$$
 x 120(clock) x the reciprocal number of duty


1 frame frequency =
$$\frac{1}{1 \text{ frame cycle}}$$

(a) 1/32 duty



1 frame = $4(us) \times 120 \times 32 = 15,360(us) = 15.36(ms)$ Frame frequency = 1/15.36(ms) = 65.1(Hz)

(b) 1/16 duty





(5) Interface with MPU


NJU6466 can be interfaced with both of 4/8 bit MPU and the two-time 4-bit or one-time 8-bit data transfer is available.

(5-1) 4-bit MPU interface


When the interface length is 4-bit, the data transfer is performed by 4 lines connected to DB_4 to DB_7 (DB_0 to DB_3 are not used). The data transfer with the MPU is completed by the two-time 4-bit data transfer.

The data transfer is executed in the sequence of upper 4-bit (the data DB₄ to DB₇ at 8-bit length) and lower 4-bit (the data DB₀ to DB₃ at 8-bit length).

The busy flag check must be executed after two-time 4-bit data transfer (1 instruction execution). In this case the data of busy flag and address counter are also output twice.



(5-2) 8-bit MPU interface





MASOLUTE MAXIMUM RATINGS

(Ta=25℃)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage (1)	V _{DD}	- 0.3 ~ + 7.0	٧
Supply Voltage (2)	V₁~V₅ (3)	Vpp-13.5 ~ Vpp+0.3	٧
Input Voltage	VIN	- 0.3 ~ V _{DD} +0.3	V
Operating Temperature	Topr	- 30 ~+ 80	°C
Storage Temperature	Tstg	- 55 ~ + 125	°C

- Note 1) If the LSI are used on condition above the absolute maximum ratings, the LSI may be destroyed. Using the LSI within electrical characteristics is strongly recommended for normal operation. Use beyond the electric characteristics conditions will cause malfunction and poor reliability.
- Note 2) All voltage values are specified as $V_{\rm ss}$ = 0 V
- Note 3) The relation : $V_{DD} \ge V_{c1} \ge V_{5} \ge V_{5OUT}$, $V_{DD} \ge V_{SS} \ge V_{5OUT}$, $V_{SS} = 0V$ must be maintained.
- Note 4) Decoupling capacitor should be connected between Var and Vas due to the stabilized operation for the voltage doubler.

■ ELECTRICAL CHARACTERISTICS

(V_{DD}=5V±10%, V_{SS}=0V, Ta=-20~+75°C)

PARAMI	ETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT	Note
Operating Vo	ACTIVITY OF THE PARTY OF THE PA	V _{DD}		4.5	5.0	5.5	٧	
	1	V _{1H1}	All Input and Input/Output Terminals except OSC	2.3		V _{DD}		5
Input Voltage	2	V _{1L1} V _{1H2} V _{1L2}	Terminals Only OSC Terminal	V _{DD} -1		V _{DD}	٧	
Output Volta	ge 1	V _{OH1} V _{OL1} V _{OH2}	Input/Output	2.4 0.9V _{DD}		0.4	٧	
	2	Vol2	Terminals OL=0.04mA ±1p=0.05mA(All com.term.)	0.0100		0.1V _{DD}		
Driver On-re		R _{COM} R _{SEG}	±1 _D =0.05mA(All seg.term.)			30	kΩ	6
Input Leakage		lu	$V_{IN}=0 \sim V_{DD}$	-1		1	uA	7
Pull-up Resi	st Current	- _P	V _{DD} =5V, RS, R/W, DB Term.	50	125	250		
Operating Cu	rrent (1)	l _{DD1}	Ceramic resonator Vpp=5V, fosc=250kHz		60.55	0.8	mA	8
Operating Cu	rrent (2)	l DD2	CR Oscillation External-clock Operation Vpp=5V, fosc=fcp=270kHz	÷	0.6	1.0	mA	8
Ou Voltage	tput Voltage	Veour	I _{our} =5mA, Ta=25℃ I _{our} =1mA, Ta=25℃	-2.8 -4.5	-3.9 -4.7		٧	9
	ltage Conv. Rate	Ver	R _L =∞	95	99.9		%	
In	put Voltage	Vci		2.5		V _{DD}	٧	
Operat	ing Freq.	fcp		125	250	350	kHz	
Ext. Duty		DUTY	1	45	50	55	%	
Clk Rise T	ime	trcp				0.2	μs	
Fall T	ime	tfcp		400	070	0.2		10
Int. Oscill		fosc	RF Osc. RF=91kΩ±2%	190	270 250	350	kHz kHz	10
OSC LCD Driving	Frequency Voltage	VLCD	V _{DD} - V ₅ 1/5 Bias / 1/6.7 Bias	V _{DD} -3.0	200	V _{DD} -13.5	V	11




ELECTRICAL CHARACTERISTICS

(V_{DD}=3.0V±20%, V_{SS}=0V, Ta=-20~+75℃)

PARAMETER			SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT	Note
Operating Voltage		V _{DD}		2.4	3.0	3.6	V		
Input Voltage		ViHi	All Input and Input/Output	0.8V _{DD}		VDD	v	5	
INPUL VOI	tage		VILI	Terminals			0.2VDD		,
4		Voni	Input/Output -lon=0.205mA	2.0					
Output Vo	ltago		Voli	Terminals lot=1.6mA			0.5	v	
output yo	n Lage	2	VoH2	Output -lon=0.04mA	0.9V _{DD}			'	
			Vol2	Terminals lot=0.04mA			0.1Vpp		
Driver On			Rсом	±10=0.05mA(All com.term.)			20	kΩ	6
	Driver On-resist.(SEG)		Rsec	±1 _D =0.05mA(All seg.term.)			30		
Input Lea			161	V _{1N} =0 ~ V _{DD}	- 1			υA	1_
Pull-up R	esist	Current	-1 _P	V _{DD} =3V, RS, R/W, DB Term.	10	25	50		
Operating Current		loo	CR Oscillation External-clock Operation Vpp=3V, fosc=fcp=240kHz		0.2	0.3	mA	8	
	Output Voltage		Vsout	V _{DD} =3V, Іоит=1mA, Та=25°С	-2.5	-2.75		٧	9
Voltage Doubler	Vol ta	ge v. Rate	Ver	R _L =∞	95	99.9		%	
	Input	Voltage	Vci		1.8		Vaa V	٧	
Oscillation Frequency		fosc	RF Osc. RF=91kΩ±2%	160	240	320	kHz	10	
LCD Driving Voltage		VLCD	V _{DD} - V ₅	V _{DD} -3.0		V _{DD} -12.0	٧	11	

Note 5) Input/Output structure except LCD driver are shown below:



E Terminal

RS, R/W Terminal

DBo to DB7 Terminal


- Note 6) R_{COM} and R_{SEG} are the resistance values between power supply terminals (V_{DD} , V_1 , V_4 , V_5) and each common terminal (COM_1 to COM_{32}), and supply voltage (V_{DD} , V_2 , V_3 , V_5) and each segment terminal(SEG_1 to SEG_{50}) respectively, and measured when the current ld is flown on every common and segment terminals at a same time.
- Note 7) Except pull-up resistance current and output driver current.




Note 8) Except Input/output current.

If the input level is medium, current consumption will increase due to the penetration current. Therefore, the input level must be fixed to "H" or "L".

·Operating Current Measuring Circuit



Note 9) Voltage Doubler Characteristics Measuring Circuit.




Voltage Doubler Int. Clock Frequency = 10~5kHz (5V Operation) / 9~5kHz (3V Operation)



Note 10) Apply to internal CR oscillation using a oscillation resistance RF.

As the oscillating frequency is affected by the stray capacitance of the terminals OSC₁ and OSC₂, shorter connection length of these terminals are required.



As this circuit example mentioned only for standard application, it can not guaranty the characteristics of oscillation.

Please check the external parts value before production.

Note 11) Apply to the output voltage from each COM and SEG are less than ± 0.15 V against the LCD driving constant voltage(V_{DD} , V_1 , V_2 , V_3 , V_4 , V_6) at no load condition.



· Bus timing characteristics

Write operation sequence (Write from MPU to NJU6466) (V_{DD} =5.0V±10%, V_{SS} =0V, Ta=-20 \sim +75 $^{\circ}$ C)

PARAMETER	SYMBOL	MIN	MAX	CONDITION	UNIT
Enable Cycle Time	toyce	500			
Enable Pulse Width "High" level	PWEH	220	16-10-11 11-0		
Enable Rise Time, Fall Time	ter, ter		20		
Set up Time RS, R/W, E	tas	40		fig.1	ns
Address Hold Time	t _{ah}	10			
Data Set up Time	tosw	60			1
Data Hold Time	tH	10			

Write operation sequence (Write from MPU to NJU6466) (V_{DD} =3.0V±20%, V_{SS} =0V, Ta=-20 \sim +75 $^{\circ}$ C)

PARAMETER	SYMBOL	MIN	MAX	CONDITION	UNIT
Enable Cycle Time	toyce	1800		9	
Enable Pulse Width "High" level	PWEH	500			
Enable Rise Time, Fall Time	ter, ter		20		-
Set up Time RS, R/W, E	tas	70		fig.1	ns
Address Hold Time	tan	50			
Data Set up Time	tosw	140			
Data Hold Time	tH	80			

Timing Characteristics (Write operation)




fig. 1 The timing characteristics of the bus write operating sequence. (Write from MPU to NJU6466)



Read operation sequence (Read from NJU6466 to MPU)

(V_{DD}=5.0V±10%, V_{SS}=0V, Ta=-20~+75℃)

PARAMETE	R	SYMBOL	MIN	MAX	CONDITION	UNIT
Enable Cycle Time		teres	500			
Enable Pulse Width "High" level		PWEH	220			
Enable Rise Time, Fall Time		ter, ter		20		
Set up Time RS, R/W, E		tas	40		fig.2	ns
Address Hold Time		tan .	10			
Data Delay Time		toor		120		
Data Hold Time		tohr	20			

Read operation sequence (Read from NJU6466 to MPU)

(V_{DD}=3.0V±20%, V_{SS}=0V, Ta=-20~+75℃)

PARAMETER	SYMBOL	MIN	MAX	CONDITION	UNIT
Enable Cycle Time	toyce	1800			
Enable Pulse Width "High" leve	PWeH	500		1	1
Enable Rise Time, Fall Time	ter, ter		20		
Set up Time RS, R/W, E	tas	70		fig.2	пѕ
Address Hold Time	t _{AH}	50			
Data Delay Time	toda		600		1
Data Hold Time	tour	20			

DBo to DB7 load condition: CL=100pF

Timing Characteristics (Read operation)




fig. 2 The timing characteristics of the bus read operating sequence. (Read from NJU6466 to MPU)



· Power Supply Condition when using the internal initialization circuit


(V_{DD}=5.0V±10%, V_{SS}=0V, Ta=-20~+75℃)

PARAMETER	SYMBOL	MIN	MAX	CONDITION	UNIT
Power Supply Rise Time	trop	0.1	10		
Power Supply OFF Time	toff	1			ms

 $(V_{DD}=3.0V\pm20\%, V_{SS}=0V, Ta=-20\sim+75^{\circ}C)$

PARAMETER	SYMBOL	MIN	MAX	CONDITION	UNIT
Power Supply Rise Time	trop	0.1	5		T
Power Supply OFF Time	toff	1			ms

Since the internal initialization circuits will not operate normally unless the above conditions are met, in such a case it must initialize by instruction. (Refer to initialization by the instruction)




toff specifies power off time in a short period off or cyclical on/off.



LCD DRIVING WAVEFORM


1/16 Duty Driving






■ LCD DRIVING WAVEFORM

1/32 Duty Driving






APPLICATION CIRCUITS




(a) 5×7 dots, 24-character 2-line example (1/6.7 Bias, 1/32 Duty)



(b) 5 x 7 dots, 24-character 1-line example (1/5 Bias, 1/16 Duty)



■ APPLICATION CIRCUITS




Z80® is trade mark of Zilog Inc.

(c) 8-bit MPU interface example (LCD driving voltage is supplyed from external power supply)



■ APPLICATION CIRCUITS



280® is trade mark of Zilog Inc.

(d) 8-bit MPU interface example (Single power supply operation, LCD driving voltage is generated by NJU6466)

MEMO

[CAUTION]
The specifications on this databook are only given for information, without any guerantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.