Crystalfontz This controller datasheet was downloaded from http://www.crystalfontz.com/controllers/



### NJU6679

### 128-common x 132-segment BIT MAP LCD DRIVER

#### GENERAL DESCRIPTION

The **NJU6679** is a 128-common x 132-segment bit map LCD driver to display graphics or characters.

It contains 25,344 bits display data RAM, microprocessor interface circuits, instruction decoder, and common and segment drivers.

An image data from CPU through the serial or 8-bit parallel interface are stored into the 25,344 bits internal display data RAM and are displayed on the LCD panel through the commons and segments drivers.

The **NJU6679** displays 128 x 132 dots graphics or 8-character 8-line by 16 x 16 dots character.

The **NJU6679** contains a built-in OSC circuit for reducing external components. And it features Partial Display Function containing selectable active display block(s) (two blocks max.) and optimizing the duty cycle ratio. This function dramatically reduces the operating current, setting the optimum boosted voltage combined with a programmable voltage booster circuit and an electrical variable resister. As result, it reduces the operating current.

The operating voltage from 2.4V to 3.6V and low operating current are suitable for small size battery operation items.

#### FEATURES

- Direct Correspondence of Display Data RAM to LCD Pixel
- Display Data RAM 25,344 bits ;(1.5 times over than display size)
- LCD drivers 128-common and 132-segment
- Direct connection to 8-bit Microprocessor interface for both of 68 and 80 type MPU
- Serial Interface
- Partial Display Function Two limited active display blocks setting. Duty ratio set automatically.
- Easy Vertical Scroll by setting the start line address of over size display data RAM
- Programmable Bias selection ; 1/4,1/5,1/6,1/7,1/8,1/9,1/10,1/11,1/12 bias
- Common Driver Order Assignment by mask option

Version	C0 to C127(Pin name)
NJU6679A	Com0 to Com127
NJU6679B	Com127 to Com0

Useful Instruction Sets

Display ON/OFF Cont, Display Start Line Set, Page Address Set, Column Address Set, Status Read, Display Data Read/Write, Inverse Display, All On/Off, Partial Display, Bias Select, n-Line Inverse, Voltage Booster Circuits Multiple Select(Maximum 6-time), Read Modify Write, Power Saving, ADC Select, etc.

- Power Supply Circuits for LCD; Programmable Voltage Booster Circuits(6-time Maximum, Voltage boosting polarity:Negative voltage(VDD Common)),Regulator, Voltage Follower (x 4)
- Precision Electrical Variable Resistance
- Low Power Consumption
- Operating Voltage --- 2.4V to 3.6V
- LCD Driving Voltage --- 6.0V to 18V
- Package Outline --- Bumped Chip
- C-MOS Technology (Substrate:N)


#### PACKAGE OUTLINE



NJU6679CJ

2003 Ver.4.9





#### ■ TERMINAL DESCRIPTION

#### Chip Size 10.31 x 3.13mm (Chip Center X=0um,Y=0um)

PAD No.	Terminal	X= um	Y= um
1	DUMMY0	-4884	-1405
2	DUMMY1	-4132	-1405
3	DUMMY2	-4062	-1405
4	DUMMY3	-3992	-1405
5	DUMMY4	-3922	-1405
6	DUMMY5	-3852	-1405
7	DUMMY6	-3782	-1405
8	DUMMY7	-3712	-1405
9	DUMMY8	-3642	-1405
10	DUMMY9	-3572	-1405
11	DUMMY10	-3502	-1405
12	DUMMY11	-3432	-1405
13	VDD	-3270	-1405
14	P/S	-3104	-1405
15	SEL68	-2884	-1405
16	RES	-2648	-1405
10	Vss	-2040	-1405
17	V 33 T2	-2333	-1405
10	T2 T1	-2098	-1405
20	OSC1	-1877	-1405
20	OSC <sub>2</sub>	-1641	-1405
22		-1420	-1405
22	A0	-1184	-1405
23	WR	-954	-1405
25	RD	-717	-1405
26	D <sub>0</sub>	-481	-1405
20	D1	-260	-1405
28	D1 D2	-40	-1405
29	D2 D3	180	-1405
30	D3	400	-1405
31	D4 D5	621	-1405
32	D6(SCL)	841	-1405
33	D7(SI)	1061	-1405
34	Vss	1222	-1405
35	Vout	1398	-1405
36	C5⁺	1468	-1405
37	C5 <sup>-</sup>	1538	-1405
38	C4+	1608	-1405
39	C4 <sup>-</sup>	1678	-1405
40	C3⁺	1748	-1405
41	C3 <sup>-</sup>	1818	-1405
42	C2⁺	1888	-1405
43	C2 <sup>-</sup>	1958	-1405
44	C1+	2028	-1405
45	C1 <sup>-</sup>	2028	-1405
46	Vdd	2168	-1405
47	VBD	2327	-1405
48	Vix V5	2582	-1405
49	V3 V4	2652	-1405
50	V4 V3	2722	-1405
	• 3	<i>L: LL</i>	1 100

PAD No.	Terminal	X= um	Y= um
51	V2	2792	-1405
52	V1	2862	-1405
53	Vdd	2932	-1405
54	DUMMY12	3315	-1405
55	DUMMY13	3385	-1405
56	DUMMY14	3455	-1405
57	DUMMY15	3525	-1405
58	DUMMY16	3595	-1405
59	DUMMY17	3665	-1405
60	DUMMY18	3735	-1405
61	DUMMY19	4884	-1405
62	C <sub>0</sub>	4995	-1416
63	C1	4995	-1356
64	C2	4995	-1296
65	C3	4995	-1236
66	C3	4995	-1176
67	C4 C5	4995	-1116
68	C5 C6	4995	-1056
69	C6 C7	4995	-996
70	C7 C8	4995	-996
70			
	C9	4995	-876
72	C10 C11	4995	-816
73 74		4995 4995	-756
	C12		-696
75	C13	4995	-636
76	C14	4995	-576
77	C 15	4995	-516
78	C16	4995	-456
79	C17	4995	-396
80	C18	4995	-336
81	C 19	4995	-276
82	C <sub>20</sub>	4995	-216
83	C <sub>21</sub>	4995	-156
84	C22	4995	-96
85	C <sub>23</sub>	4995	-36
86	C <sub>24</sub>	4995	24
87	C <sub>25</sub>	4995	84
88	C <sub>26</sub>	4995	144
89	C <sub>27</sub>	4995	204
90	C <sub>28</sub>	4995	264
91	C29	4995	324
92	C 30	4995	384
93	C31	4995	444
94	C32	4995	504
95	C 33	4995	564
96	C34	4995	624
97	C 35	4995	684
98	C36	4995	744
99	C37	4995	804
100	C38	4995	864

PAD No.	Terminal	X= um	Y= um
101	C <sub>39</sub>	4995	924
101	C40	4995	984
102	C40	4995	1044
103	C41	4995	1104
104	C42 C43	4995	1164
105	C43	4995	1224
100	C44 C45	4995	1224
107	C45 C46	5010	1405
108	C46 C47	4950	1405
109	C47 C48	4950	1405
111 112	C49	4830	1405
	C 50	4770	1405
113 114	C <sub>51</sub>	4710	1405
	C 52	4650	1405
115	C 53	4590	1405
116	C 54	4530	1405
117	C 55	4470	1405
118	C 56	4410	1405
119	C57	4350	1405
120	C58	4290	1405
121	C59	4230	1405
122	C60	4170	1405
123	C61	4110	1405
124	C62	4050	1405
125	C63	3990	1405
126	So	3930	1405
127	S1	3870	1405
128	<b>S</b> 2	3810	1405
129	S₃	3750	1405
130	<b>S</b> 4	3690	1405
131	S₅	3630	1405
132	S <sub>6</sub>	3570	1405
133	S7	3510	1405
134	S8	3450	1405
135	S9	3390	1405
136	<b>S</b> 10	3330	1405
137	S11	3270	1405
138	<b>S</b> 12	3210	1405
139	<b>S</b> 13	3150	1405
140	<b>S</b> 14	3090	1405
141	<b>S</b> 15	3030	1405
142	<b>S</b> 16	2970	1405
143	<b>S</b> 17	2910	1405
144	S18	2850	1405
145	<b>S</b> 19	2790	1405
146	<b>S</b> 20	2730	1405
147	<b>S</b> 21	2670	1405
148	<b>S</b> 22	2610	1405
149	<b>S</b> 23	2550	1405
150	<b>S</b> 24	2490	1405

	Torminal	V_ um	V- um
PAD No.	Terminal	X= um	Y= um 1405
151	S25	2430	
152	S26	2370	1405
153	S27	2310	1405
154	S28	2250	1405
155	S29	2190	1405
156	S30	2130	1405
157	S31	2070	1405
158	S32	2010	1405
159	S33	1950	1405
160	S34	1890	1405
161	S35	1830	1405
162	S36	1770	1405
163	S37	1710	1405
164	<b>S</b> 38	1650	1405
165	S39	1590	1405
166	<b>S</b> 40	1530	1405
167	S41	1470	1405
168	S42	1410	1405
169	<b>S</b> 43	1350	1405
170	<b>S</b> 44	1290	1405
171	S45	1230	1405
172	S46	1170	1405
173	S47	1110	1405
174	S48	1050	1405
175	<b>S</b> 49	990	1405
176	<b>S</b> 50	930	1405
177	<b>S</b> 51	870	1405
178	<b>S</b> 52	810	1405
179	<b>S</b> 53	750	1405
180	<b>S</b> 54	690	1405
181	<b>S</b> 55	630	1405
182	<b>S</b> 56	570	1405
183	<b>S</b> 57	510	1405
184	S58	450	1405
185	<b>S</b> 59	390	1405
186	<b>S</b> 60	330	1405
187	<b>S</b> 61	270	1405
188	<b>S</b> 62	210	1405
189	S63	150	1405
190	S64	90	1405
191	<b>S</b> 65	30	1405
192	<b>S</b> 66	-30	1405
193	<b>S</b> 67	-90	1405
194	S68	-150	1405
195	S69	-210	1405
196	<b>S</b> 70	-270	1405
197	S71	-330	1405
198	S72	-390	1405
199	S73	-450	1405
200	S74	-510	1405
200	0/4		1700

New Japan Radio Co., Ltd. •


PAD No.	Terminal	X= um	Y= um
201	<b>S</b> 75	-570	1405
202	<b>S</b> 76	-630	1405
203	<b>S</b> 77	-690	1405
204	S78	-750	1405
205	S79	-810	1405
206	<b>S</b> 80	-870	1405
207	<b>S</b> 81	-930	1405
208	<b>S</b> 82	-990	1405
209	<b>S</b> 83	-1050	1405
210	S <sub>84</sub>	-1110	1405
211	S85	-1170	1405
212	<b>S</b> 86	-1230	1405
213	<b>S</b> 87	-1290	1405
214	<b>S</b> 88	-1350	1405
215	<b>S</b> 89	-1410	1405
216	<b>S</b> 90	-1470	1405
217	<b>S</b> 91	-1530	1405
218	<b>S</b> 92	-1590	1405
219	S93	-1650	1405
220	<b>S</b> 94	-1710	1405
221	<b>S</b> 95	-1770	1405
222	S <sub>96</sub>	-1830	1405
223	<b>S</b> 97	-1890	1405
224	S98	-1950	1405
225	S99	-2010	1405
226	<b>S</b> 100	-2070	1405
227	S101	-2130	1405
228	<b>S</b> 102	-2190	1405
229	<b>S</b> 103	-2250	1405
230	S104	-2310	1405
231	S105	-2370	1405
232	S106	-2430	1405
233	S107	-2490	1405
234	S108	-2550	1405
235	S108	-2610	1405
236	S110	-2670	1405
237	S110	-2730	1405
238	S112	-2790	1405
239	S112	-2850	1405
240	S113	-2910	1405
241	S115	-2970	1405
242	S116	-3030	1405
243	S110	-3090	1405
243	S117 S118	-3150	1405
245	S118	-3210	1405
246	S119 S120	-3270	1405
240	S120	-3270	1405
247	S121 S122	-3390	1405
240	S122 S123	-3390	1405
250	<b>S</b> 124	-3510	1405

PAD No.	Terminal	X= um	Y= um
251	S125	-3570	1405
252	S126	-3630	1405
253	S127	-3690	1405
254	S128	-3750	1405
255	S129	-3810	1405
256	S130	-3870	1405
257	S131	-3930	1405
258	C127	-3990	1405
259	C126	-4050	1405
260	C <sub>125</sub>	-4110	1405
261	C124	-4170	1405
262	C123	-4230	1405
263	C122	-4290	1405
264	C121	-4350	1405
265	C121	-4410	1405
266	C120	-4470	1405
267	C118	-4530	1405
268	C118	-4590	1405
269	C116	-4650	1405
270	C115	-4710	1405
271	C114	-4770	1405
272	C <sub>113</sub>	-4830	1405
273	C113	-4890	1405
274	C111	-4950	1405
275	C110	-5010	1405
276	C109	-4995	1284
277	C108	-4995	1224
278	C107	-4995	1164
279	C106	-4995	1104
280	C105	-4995	1044
281	C104	-4995	984
282	C103	-4995	924
283	C102	-4995	864
284	C101	-4995	804
285	C100	-4995	744
286	C 100	-4995	684
287	C98	-4995	624
288	C97	-4995	564
289	C96	-4995	504
290	C95	-4995	444
291	C94	-4995	384
292	C93	-4995	324
293	C <sub>92</sub>	-4995	264
294	C 91	-4995	204
295	C90	-4995	144
296	C89	-4995	84
297	C88	-4995	24
298	C87	-4995	-36
299	C86	-4995	-96
300	C85	-4995	-156
000	•00	1000	100

PAD No.	Terminal	X= um	Y= um
301	C84	-4995	-216
302	C83	-4995	-276
303	C82	-4995	-336
304	C81	-4995	-396
305	C80	-4995	-456
306	C79	-4995	-516
307	C78	-4995	-576
308	C77	-4995	-636
309	C76	-4995	-696
310	C75	-4995	-756
311	C74	-4995	-816
312	C73	-4995	-876
313	C72	-4995	-936
314	C71	-4995	-996
315	<b>C</b> 70	-4995	-1056
316	C69	-4995	-1116
317	C <sub>68</sub>	-4995	-1176
318	C67	-4995	-1236
319	C66	-4995	-1296
320	C65	-4995	-1356
321	C64	-4995	-1416



#### BLOCK DIAGRAM





#### ■ TERMINAL DESCRIPTION

51       V2         50       V3         49       V4         48       V5         48       V5         51       V3         52       V4         48       V5         54       V5         55       V5         56       V5         57       V5         58       V5         59       V4         48       V5         51       V5         51       C2         52       V5         54       V4         54       V4         54       V4         1788       V5+3/4/LCD       V5+2/4/LCD       V5+1/9/LCD         17888       V5+5/7/VLCD       V5+7/9/LCD       V5+1/9/LCD         17888       V5+9/10/LCD       V5+9/10/LCD       V5+1/9/LCD         1710Bias       V5+9/10/LCD       V5+9/10/LCD       V5+1/9/LCD         1710Bias       V5+9/10/LCD       V5+9/10/LCD       V5+1/9/LCD         1710Bias       V5+9/10/LCD       V5+2/11/LCD       V5+1/9/LCD         1711Bias       V5+9/10/LCD       V5+9/10/LCD       V5+2/11/LCD       V5+1/9/LCD	No.	Symbol	ΙΟ					F	unctio	n	
17.34       Vss       GND       Ground Terminal (0V)         52       V1       power       LCD Driving Voltage Supplying Terminals. In case of the external power supply operation, each level of LCD driving voltage is supplied from outside fitting with following relation. Wbop2/12/22/32/32/42/52/0UT         48       V5       W4       V5       W4         48       V5       W6       Bias       V1       V2       V3       V4         48       V5       W6       W6       V54/24/25/20UT       V54/24/25/20UT       V54/14/20UT         17.81ias       V54/37/20CD       V54/37/2		to		Dum Thes	Dummy Terminals. These are open terminals electrically.						
52       V1       Power       LCD Driving Voltage Supplying Terminals. In case of the external power supply operation, each level of LCD driving voltage is supplied from outside fitting with following relation.         448       V5       In case of the internal power supply. LCD driving voltages V1-V4 depending of the Bias selection are supplied as shown in follows;         188       V5       In case of the internal power supply. LCD driving voltages V1-V4 depending of the Bias selection are supplied as shown in follows;         19       1/4Bias       V5+3/4VLCD       V5+2/4VLCD       V5+2/4VLCD       V5+1/4VLCD         1/4Bias       V5+3/4VLCD       V5+3/4VLCD       V5+2/4VLCD       V5+1/4VLCD         1/4Bias       V5+3/4VLCD       V5+3/4VLCD       V5+2/4VLCD       V5+1/4VLCD         1/4Bias       V5+3/4VLCD       V5+3/4VLCD       V5+2/4VLCD       V5+1/4VLCD         1/4Bias       V5+7/4VLCD       V5+2/4VLCD       V5+1/4VLCD       V5+1/4VLCD         1/4Bias       V5+7/4VLCD       V5+2/4VLCD       V5+1/4VLCD       V5+1/4VLCD         1/4Bias       V5+10/1VLCD       V5+2/4VLCD       V5+1/4VLCD       V5+1/4VLCD         1/4Bias       V5+10/4VLCD       V5+2/14VLCD       V5+1/4VLCD       V5+1/4VLCD         1/4Bias       V5+10/4VLCD       V5+2/14VLCD       V5+1/4VLCD       V5+2/14VLCD       V5+1/4VLCD	13,46,53	Vdd	Power	Pow	Power Supply Terminal (+2.4V - +3.6V)						
51       V2       coperation without internal power supply operation, each level of LCD driving '' voltage is supplied from outside fitting with following relation.	17,34	Vss	GND	Grou	und Termina	al (0V)					
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	51 50 49	V2 V3 V4	Power	oper volta	voltage is supplied from outside fitting with following relation. VDD>V1>V2>V3>V4>V5>VOUT In case of the internal power supply, LCD driving voltages V1-V4 depending on						
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$					Bias		V1		V2	V3	V4
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$					1/4Bias	V5+3	3/4Vlcd	V5	+2/4VLCD	V5+2/4VLCD	V5+1/4VLCD
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$					1/5Bias	V5+4	4/5VLCD	V5	+3/5Vlcd	V5+2/5VLCD	V5+1/5VLCD
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$					1/6Bias	V5+5	5/6VLCD	V5	+4/6VLCD	V5+2/6VLCD	V5+1/6VLCD
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$					1/7Bias	V5+6	6/7Vlcd	V5	+5/7Vlcd	V5+2/7VLCD	V5+1/7VLCD
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$					1/8Bias	V5+	7/8Vlcd	V5	+6/8Vlcd	V5+2/8VLCD	V5+1/8VLCD
Image: Second state in the second state is the second state second state second state is the second state is the se					1/9Bias	V5+8	3/9Vlcd	V5	+7/9Vlcd	V5+2/9VLCD	V5+1/9VLCD
44,45       C1*,C1*       C2*,C2*       C2*,C2*       C2*,C2*         42,43       C3*,C3*       C3*,C3*       C4*,C4*       C3*,C3*       C4*,C4*         36,37       C5*,C5*       C       Capacitor connecting terminals for Internal Voltage Booster.Boosting time is programmed by instruction (2 to 6 times )         35       Vout       O       Boosted voltage output terminal. Connects the capacitor between Vout terminal and VSs.         47       VR       1       VLCD voltage adjustment terminal. The gain of VLCD setup circuit for V5 level is adjusted by external resistors.         19       T1       T2       LCD bias voltage control terminals.         18       T1       T2       LD bias voltage control terminals.         18       Not Avail.       Available       Available         19       T1       T2       Do to D7       Data Input/Output terminals.       In the Available         26 to 33       Do to D7       VO       Data Input/Output terminals of 8-bit bus.       In Serial data (S1). D5: Input terminal of serial data (S1). D6: Input terminals are Hi-impedance.         23       A0					1/10Bias	V5+9	/10Vlcd	V5-	-8/10VLCD	V5+2/10VLCD	V5+1/10VLCD
44,45 42,43C1*,C1 C2*,C2 C3*,C3O Capacitor connecting terminals for Internal Voltage Booster.Boosting time is programmed by instruction (2 to 6 times )44,45 42,43C3*,C3 C3*,C4O Capacitor connecting terminals for Internal Voltage Booster.Boosting time is programmed by instruction (2 to 6 times )35VOUTO terminal and VSS.47VRI VLCD voltage adjustment terminal. Connects the capacitor between VOUT terminal and VSS.47VRI VLCD voltage adjustment terminal. The gain of VLCD setup circuit for V5 level is adjusted by external resistors.19 18T1 T2I LLCD bias voltage control terminals.18T1 T2I LLCD bias voltage control terminals.18T1 LI LL/HAvailable Available26 to 33 (SCL)Do to D7 (S) (SCL)VO D Data Input/Output terminals In Pararel Interface Mode (P/S="I") D7: Input terminal of serial data (S1). D6: Input terminals of 8-bit bus. In Serial Interface Mode (P/S="I") D7: Input terminal of serial data (CK (SCL). D6 to D5 terminals are Hi-impedance.23A0IData discremination signal input terminal. Distin. Display Data Instruction16RESIReset terminal. Reset operation is executing during "L" state of RES.22CSIChip select signal input terminal.					1/11Bias	V5+10	)/11VLCD	V5+	-9/11VLCD	V5+2/11VLCD	V5+1/11VLCD
44,45       C1*,C1*       O       Capacitor connecting terminals for Internal Voltage Booster.Boosting time is programmed by instruction (2 to 6 times )         40,41       C3*,C3*       C4*,C4*       C         38,39       C4*,C4*       O       Boosted voltage output terminal. Connects the capacitor between VouT terminal and Vss.         35       VOUT       O       Boosted voltage adjustment terminal. The gain of VLCD setup circuit for V5 level is adjusted by external resistors.         19       T1       I       LCD bias voltage control terminals.         18       T2       I       LCD bias voltage control terminals.         18       T2       I       LCD bias voltage control terminals.         19       T1       T2       I       LCD bias voltage control terminals.         18       T2       I       LCD bias voltage control terminals.       V/F Cir.         19       T1       Si       LCD bias voltage control terminals.       V/F Cir.         19       T1       L       LCD bias voltage control terminals.       V/F Cir.         10       D to bo top D7       I       VO top terminals af 8-bit bus.       Not Avail.       Available         26 to 33       D to D       D to D perminals af 8-bit bus.       In Serial data (CSC ).       Do to D_5 terminals are Hi-impedance.     <					1/12Bias	V5+11	/12VLCD	V5+	10/12VLCD	V5+2/12VLCD	V5+1/12VLCD
42:43       C2*;C2: 40,41       programmed by instruction (2 to 6 times )         38:39       C4*;C4*       programmed by instruction (2 to 6 times )         35       VOUT       O       Boosted voltage output terminal. Connects the capacitor between VOUT         47       VR       I       VLCD voltage adjustment terminal. The gain of VLCD setup circuit for V5 level is adjusted by external resistors.         19       T1       I       LCD bias voltage control terminals.         18       T2       I       LCD bias voltage control terminals.         18       T1       L       L/H       Available       Available         19       No       V/F Cir.       L       L/H       Available       Available         26 to 33       Do to       Do       Data Input/Output terminals.       Not Avail.       Available         26 to 33       Do to       Dr       Bata Input/Output terminals of 8-bit bus. In Serial Interface Mode (P/S="L")       Dr. Input terminal of serial data c				(VLC	D=VDD-V5	)					<u>.</u>
47       VR       I       VLCD voltage adjustment terminal. The gain of VLCD setup circuit for V5 level is adjusted by external resistors.         19       T1       I       LCD bias voltage control terminals.         18       T2       I       LCD bias voltage control terminals.         18       T1       T2       I       LCD bias voltage control terminals.         18       T2       I       LCD bias voltage control terminals.       V/F Cir.         14       L       L/H       Available       Available         18       T0       VO       Data Input/Output terminals.       Available         19       Not Avail.       Available       Available       Available         26 to 33       Do to       VO       Data Input/Output terminals.       In Pararel Interface Mode (P/S="H")         10       trim arrarel Interface Mode (P/S="L")       D7       In Serial Interface Mode (P/S="L")         19       D7       In Serial Interface Mode (P/S="L")       D7       In Dest reminals of 8-bit bus.         10       D5       In Serial Interface Mode (P/S="L")       D7       In Dest reminals are Hi-impedance.         23       A0       I       Data discremination signal input terminal. The signal from MPU discreminates transmoitted data between Display data and Instruction.	42,43 40,41 38,39	C2 <sup>+</sup> ,C2 <sup>-</sup> C3 <sup>+</sup> ,C3 <sup>-</sup> C4 <sup>+</sup> ,C4 <sup>-</sup>	0	Cap prog	Capacitor connecting terminals for Internal Voltage Booster.Boosting time is programmed by instruction (2 to 6 times )						
19       T1       T1       T2       I       LCD bias voltage control terminals.         18       T2       I       LCD bias voltage control terminals.       V/ottage Adj.       V/F Cir.         L       L/H       Available       Available       Available         26 to 33       Do to D7       VO       Data Input/Output terminals.       Available       Available         26 to 33       Do to D7       VO       Data Input/Output terminals of 8-bit bus.       Not Avail.       Available         10       Data Input/Output terminal of serial data clock (SCL).       Do to D5 terminals of 8-bit bus.       In Pararel Interface Mode (P/S="L")         D7: Input terminal of serial data clock (SCL).       Do to D5 terminals of serial data clock (SCL).       Do to D5 terminals of serial data clock (SCL).         D0 to D5 terminals of serial data clock (SCL).       Do to D5 terminals of serial data and lock (SCL).         D0 to D5 terminals of serial data and lock (SCL).       Do to D5 terminals are Hi-impedance.         23       A0       I       Data discremination signal input terminal. The signal from MPU discreminates transmoitted data between Display data and Instruction.         16       RES       I       Reset terminal.         Reset operation is executing during "L" state of RES.       I         22       CS       I       Chi	35	Vоит	0	Boo: term	Boosted voltage output terminal. Connects the capacitor between VOUT terminal and VSS.						
18       T2       T1       T2       Voltage (i. Voltage Adj. V/F Cir.)         L       L/H       Available       Available       Available         26 to 33       Do to       D       Do to       Data Input/Output terminals. In Pararel Interface Mode (P/S="H")       Not Avail.       Available         26 to 33       Do to       D7       (S)       VO       Data Input/Output terminals. In Pararel Interface Mode (P/S="H")       Not Avail.       Available         18       YO       Data Input/Output terminals of 8-bit bus. In Serial Interface Mode (P/S="L")       Not Avail.       Available         19       D7       In Serial Interface Mode (P/S="L")       D7       In Serial Interface Mode (P/S="L")         10       D7       In Serial Interface Mode (P/S="L")       D7       In Serial Interface Mode (P/S="L")         23       A0       I       Data discremination signal input terminal. The signal from MPU discreminates transmotted data between Display data and Instruction.         23       A0       I       Data discreminal. Reset operation is executing during "L" state of RES.         16       RES       I       Reset terminal. Reset operation is executing during "L" state of RES.         22       CS       I       Chip select signal input terminal.	47	VR	I	VLCI adju	D voltage a sted by ext	djustm ernal r	ent termii esistors.	nal. <sup>-</sup>	Гhe gain o	f VLCD setup o	circuit for V5 level is
26 to 33       Do to       I/O       Data Input/Output terminals. H       Not Avail.       Available       Available         26 to 33       Do to       D7       I/O       Data Input/Output terminals. H       Not Avail.       Not Avail.       Available         26 to 33       D0 to       D7       I/O       Data Input/Output terminals. In Pararel Interface Mode (P/S="H") I/O terminals of 8-bit bus. In Serial Interface Mode (P/S="L")       Not Avail.       Available         27       I/O       Data discremination signal input terminal of serial data clock (SCL). D0 to D5 terminals are Hi-impedance.       D0 to D5 terminals are Hi-impedance.         23       A0       I       Data discremination signal input terminal. The signal from MPU discreminates transmoitted data between Display data and Instruction.         16       RES       I       Reset terminal. Reset operation is executing during "L" state of RES.         22       CS       I       Chip select signal input terminal.			I	LCD	bias volta	ge con	trol termi	nals.			
L       L/H       Available       Available       Available         26 to 33       Do to D7 (S) (SCL)       I/O       Data Input/Output terminals. In Pararel Interface Mode (P/S="H") I/O terminals of 8-bit bus. In Serial Interface Mode (P/S="L") D7: Input terminal of serial data (SI). D6: Input terminal of serial data clock (SCL). D6: Input terminal of serial data clock (SCL). D0 to D5 terminals are Hi-impedance. When CS="H", D0 to D7 terminals are Hi-impedance.         23       A0       I       Data discremination signal input terminal. Distin.       Display Data         16       RES       I       Reset terminal. Reset operation is executing during "L" state of RES.         22       CS       I       Chip select signal input terminal.	18	12			T1	T2	Voltag booster	e Čir.	Voltage A	dj. V/F Cir.	
H       H       Not Avail.       Not Avail.       Available         26 to 33       Do to D7 (S) (SCL)       VO       Data Input/Output terminals. In Pararel Interface Mode (P/S="H") VO terminals of 8-bit bus. In Serial Interface Mode (P/S="L") D7: Input terminal of serial data (SI). D6: Input terminal of serial data clock (SCL). D0 to D5 terminals are Hi-impedance. When CS="H", D0 to D7 terminals are Hi-impedance.         23       A0       I       Data discremination signal input terminal. The signal from MPU discreminates transmoitted data between Display data and Instruction.         16       RES       I       Reset terminal. Reset operation is executing during "L" state of RES.         22       CS       I       Chip select signal input terminal.					L	L/H			Available	e Available	-
26 to 33       Do to D7 (SI) (SCL)       I/O       Data Input/Output terminals. In Pararel Interface Mode (P/S="H") VO terminals of 8-bit bus. In Serial Interface Mode (P/S="L") D7: Input terminal of serial data (SI). D6: Input terminal of serial data clock (SCL). D0 to D5 terminals are Hi-impedance. When CS="H", D0 to D7 terminals are Hi-impedance.         23       A0       I       Data discremination signal input terminal. The signal from MPU discreminates transmoitted data between Display data and Instruction.         16       RES       I       Reset terminal. Reset operation is executing during "L" state of RES.         22       CS       I       Chip select signal input terminal.					Н	L	Not Ava	ail.	Available	e Available	
D7 (S) (SCL)       In Pararel Interface Mode (P/S="H") VO terminals of 8-bit bus. In Serial Interface Mode (P/S="L") D7: Input terminal of serial data (SI). D6: Input terminal of serial data clock (SCL). D0 to D5 terminals are Hi-impedance. When $\overline{CS}$ ="H", D0 to D7 terminals are Hi-impedance.         23       A0       I         Data discremination signal input terminal. The signal from MPU discreminates transmoitted data between Display data and Instruction.         16       RES       I         Reset terminal. Reset operation is executing during "L" state of RES.         22       CS       I					Н	Н	Not Ava	ail.	Not Avai	. Available	
Image: transmoitted data between Display data and Instruction.         A0       H       L         Distin.       Display Data       Instruction         16       RES       I       Reset terminal. Reset operation is executing during "L" state of RES.         22       CS       I       Chip select signal input terminal.	26 to 33	D7 (SI)	V0	In Pa I/( In Se D	In Pararel Interface Mode (P/S="H") I/O terminals of 8-bit bus. In Serial Interface Mode (P/S="L") D7: Input terminal of serial data (SI). D6: Input terminal of serial data clock (SCL). D0 to D5 terminals are Hi-impedance.						
A0     H     L       Distin.     Display Data     Instruction       16     RES     I     Reset terminal. Reset operation is executing during "L" state of RES.       22     CS     I     Chip select signal input terminal.	23	A0	Ι	Data	a discremin	ation s	ignal inp	ut tei	minal. The	signal from N	IPU discreminates
Distin.     Display Data     Instruction       16     RES     I     Reset terminal. Reset operation is executing during "L" state of RES.       22     CS     I     Chip select signal input terminal.				trans						Instruction.	
16     RES     I     Reset terminal. Reset operation is executing during "L" state of RES.       22     CS     I     Chip select signal input terminal.					-						
Reset operation is executing during "L" state of RES.         22       CS       I         Chip select signal input terminal.					Distin. I	Display	Data	nstr	uction		
22 CS I Chip select signal input terminal.	16	RES	1								
	22	CS	I	Chip							

New Japan Radio Co., Ltd.

No	Symbol	١⁄٥	Function			
25	RD(E)	Ι	RD(80 type) or E(68 type) signal input terminal. <in <u="">80 type MPU mode &gt;( SEL68="L" ) RD signal from 80 type MPU input terminal. Active "L". D0 to D7 terminals are output during "L" level. <in 68="" mode="" mpu="" type="">( SEL68="H" ) Enable signal from 68 type MPU input terminal. Active "H".</in></in>			
24	WR(RW)	I	WR(80 type) or R/W(68 type) signal input terminal $< ln \underline{80}$ type MPU mode >( SEL68="L" ) WR signal from 80 type MPU input terminal. Active "L". The data transmitted during WR="L" are fetched at the rising edge of WR. < ln 68 type MPU mode > ( SEL68="H" ) R/W signal from 68 type MPU input terminal. R/W H L State Red Red Red Write			
			State Read Write			
15	SEL68	I	MPU interface type selection terminal. This terminal must connect to V DD or Vss.			
			SEL68 H L			
			State 68 Type 80 Type			
14	P/S	Ι	Parallel or Serial interface selection signal input terminal.			
			P/S Chip Select Data/Command Data Read/Write serial Clock			
			"H" CS A Do to D7 RD,WR -			
			"L" <u>CS</u> A0 SI(D7) - SCL(D6)			
			In case of serial interface( P/S="L") RAM data and status read operation do not work in mode of the serial interface. RD and WR terminals must fix to "H" or "L". Do to D5 terminals are Hi-impedance.			
20 21	OSC1 OSC2	I	External clock input terminal. In Internal oscillation operation, OSC1 and OSC2 terminals should be Open.In External clock operation, the external clock input to OSC1 terminal.			
62 to 125	C0 to C63	0	LCD driving signal output terminals. Common output terminals:C 0 to C127 Segment output terminals:S 0 to S131			
			Common output terminal Following output voltage is selected by the combination of alternating (FR) signal and Common scanning data.			
			Scan data FR Output Voltage			
126 to 257	S0 toS131	0	H V5 H L VDD			
	100 101		L H V1			
			L V4			
			Segment output terminal Following output voltage is selected by the combination of alternating (FR) signal and display data in the DD RAM.			
321 to 258	C64 to C127	0	RAM FR Output Voltage			
			H VDD V2			
			$H \qquad L \qquad V_5 \qquad V_3$			
			L H V2 VDD			
			L V3 V5			

New Japan Radio Co., Ltd.

#### Functional Description

(1) Description for each blocks

#### (1-1) Busy Flag (BF)

The Busy Flag (BF) is set to logical "1" in busy of internal execution by an instruction, and any instruction excepting for the "Status Read" is disable at this time. Busy Flag is outputted through D7 terminal by "Status Read" instruction. Although another instructions should be inputted after check of Busy Flag, no need to check Busy flag if the system cycle time (tCYC) as shown in ■AC Characteristics is secured completely.

#### (1-2) Display Start Line Register

The Display Start Line Register is a register to set a display data RAM address corresponding to the COMo display line (the top line normally) for the vertical scroll on the LCD, Page address change and so forth. The Display Start Line Address set instruction sets the 8-bit display start address into this register.

#### (1-3) Line Counter

Line Counter is reset when the internal FR signal is switched and outputs the line address of the display data RAM by count up operation synchronizing with common cycle of **NJU6679**.

#### (1-4) Column Address Counter

Column Address Counter is the 8-bit preset-able counter to point the column address of the display data RAM (DD RAM) as shown in Figure 1. The counter is incremented automatically after the display data read/write instructions execution. When the Column address counter reaches to the maximum existing address by the increment operations, the count up operation (increment) is frozen. However, when new address is set to the column address counter again, it restarts the count up operation from a set address. The operation of Column Address Counter is independent against Page Address Register.

By the address inverse instruction (ADC select) as shown in Figure 1, Column Address Decoder reverses the correspondence between Column address and Segment output of display data RAM.

#### (1-5) Page address Register

Page Address Register assigns the page address of the display data RAM as shown in Figure 1. In case of accessing from the MPU with changing the page address, Page Address Set instruction is required.

#### (1-6) Display Data RAM

The Display data RAM (DD RAM) is the bit map RAM consisting of 25,344 bits to store the display data corresponding to the LCD pixel on LCD panel.

The DD RAM data and the state of the LCD:

In Normal Display : "1"=Turn-On Display, "0" =Turn-Off Display In Reveres Display : "1"=Turn-Off Display, "0" =Turn-On Display

DD RAM output 132 bits parallel data addressed by line address counter then the data latched in the display data latch. Asynchronous data access to the DD RAM is available due to the access to the DD RAM from the CPU and latch to the display data latch operation are done independently.


#### (1-7) Common Driver Assignment

This circuit determines the scanning direction of the common output.

	I able 1							
	СОМ С	COM Outputs Terminals						
PAD No.	62 125		258 32	21				
Pin name	C 0 C 63		C 127 C	64				
Ver.A	COM0		COM127 <del>C</del> OM	64				
Ver.B	COM 127 <b>C</b> OM 64		COM0	63				

The Mask fixes the common scanning direction between version A and B that can not be changed by the instruction.

New Japan Radio Co., Ltd.



New Japan Radio Co., Ltd.

Crystalfontz This controller datasheet was downloaded from http://www.crystalfontz.com/controllers/



# NJU6679

#### (1-8) Reset Circuit

When the input signal to RES terminal goes to "L", the reset circuit executes initialization as below;

The Initialization state (default)

- 1 Display Off
- 2 Normal Display (not inverse)
- 3 ADC Select : Normal (ADC Instruction D0 ="0")
- 4 Read Modify Write Mode Off
- 5 Voltage Booster off, Voltage Regulator off, Voltage follower off
- 6 Static Drive Off
- 7 Driver Output Off
- 8 Clear the data of serial interface register
- 9 Set the Column Address Counter to 00H
- 10 Set the Display Start Line Register to 00H
- 11 Set the Page Address Register to page "0"
- 12 Set the EVR register to FFH
- 13 Set the Partial Display(1/128 duty)
- 14 Set the Bias select(1/12 Bias)
- 15 Set the Voltage Booster(6 times)
- 16 Set the n-line inverse register to 0H

The RES terminal connects to the reset terminal of the MPU synchronization with the MPU initialization as shown in "the MPU interface "in the Application Circuit section. The "L" level input signal as reset signal must keep the period over than 10us as shown in DC Characteristics. The **NJU6679** takes 1us for the reset operation after the rising edge of the RES signal.

The reset operation by  $\overline{RES} =$  "L" initializes each resister setting as above reset status, but the internal oscillation circuit and output terminals (D0 to D7) are not affected.

To avoid the lock-up, the reset operation by the  $\overline{\text{RES}}$  terminal must be required every time when power terns on. The reset operation by the reset instruction, function 9 to 16 operations mentioned above is performed.

The  $\overline{\text{RES}}$  terminal must be keep "L" level when the power terms on in not use of the built-in LCD power supply circuit for no affect to the internal execution.

#### (1-9) LCD Driving Circuit

#### (a) LCD Driving Circuits

LCD driver is 260 sets of multiplexer consisting of 132 segments and 128 commons drivers to output LCD driving voltage. The common driver outputs the common scan signals formed with the shift register. The segment driver outputs the segment driving signal determined by a combination of display data in the DD RAM, common timing, FR signal, and alternating signal for LCD. The output wave forms of segment/common are shown in **LCD DRIVING** WAVEFORM.

#### (b) Display Data Latch Circuits

Display Data Latch Circuit latches the 132-bit display data outputted from the DD RAM addressed by the Line address counter to LCD driver at every common signal cycle temporarily. The original data in the DD RAM is not changed because of the Normal/Reverse display, Display On/Off, Static drive On/Off instruction processes only stored data in this Display Data Latch Circuit.

(c) Signal forming to Line Counter and Display Data Latch Circuit

The count clock to Line Counter and the latch clock to Display Data Latch Circuit are formed using the internal display clock (CL). The display data of 132 bits from Display Data RAM pointed by the line address synchronizing with the internal display clock are latched into the Display Data Latch Circuit and are outputted to LCD driving circuits.

The display data read out operation from DD RAM to the LCD Driver Circuit is completely independent operation with an access to the display data RAM from MPU.

#### (d) Display Timing Generation Circuit

The display timing generation circuit generates the internal timing of the display system by the master clock and the internal FR signal. As for it, the internal FR signal and the LCD alternating signal generate the wave form of 2-frame alternating drive wave form or the n-line inverse drive method for the LCD Driving circuit.

New Japan Radio Co., Ltd.



(e)Comm The C	non Timing Generator common Timing Generator generates the common tin	ning signal from the display clock (CL ).
-2-fram	e alternating drive mode	
CL		
FR		
C0		VDD V1 V4 V5
C1		VDD V1 V4 V5
ram da		
Sn		VDD V2 V3 V5
	Fig	<b>j</b> .2
-n-line i	inverse drive mode (n=7, line inverting register sets to	9 6)
CL		
FR		
C0		VDD V1 V4 V5
C1		VDD V1 V4 V5
ram da <sup>-</sup>	TA_X_X_X_X_X_X_XX	
Sn		VDD V2 V3 V5
	Fig. New Japan Radio	3



#### (f) Oscillation Circuit

The Oscillation Circuit is a low power type CR oscillator using an internal resistor and capacitor. The oscillator output is using for the display timing clock and for the voltage booster circuit. And the display clock(CL) is generated from this oscillator output frequency by dividing.

-The relation between duty and divide

					-	Table 2						
Duty	1/8	1/16	1/24	1/32	1/40	1/48	1/56	1/64	1/72	1/80,88	1/96,104	1/112,120,128
Divide	1/64	1/32	1/21	1/16	1/12	1/10	1/9	1/8	1/7	1/6	1/5	1/4

#### (g) Power Supply Circuit

The internal power supply circuit generates the voltage for driving LCD. It consists of voltage booster circuits (from 2 times to 6 times), voltage regulator circuits, and voltage followers.

The operation of internal Power Supply Circuits is controlled by the Internal Power Supply On/Off Instruction. When the Internal Power Supply Off Instruction is executed, all of the voltage booster circuits, regulator circuits, voltage follower circuits are turned off. In this time, the bias voltage of V1, V2, V3, V4,V5 and VOUT for the LCD should be supplied from outside, terminals C1<sup>+</sup>, C1<sup>-</sup>, C2<sup>+</sup>, C2<sup>-</sup>, C3<sup>+</sup>, C3<sup>-</sup>, C4<sup>+</sup>, C4<sup>-</sup>, C5<sup>+</sup>, C5<sup>-</sup>, and VR should be open. The status of internal power supply is selected by T1 and T2 terminal. Furthermore the external power supply operates with some of internal power supply function.

Table 3

					Table 3			
T	1	T2	Voltage Booster	Voltage Adj.	Buffer(V/F)	Ext.Pow Supply	C1+,C1- to C5+,C5-	VR Term.
L	-	L/H	ON	ON	ON	-		
F	ł	L	OFF	ON	ON	Vout	Open	
F	ł	Н	OFF	OFF	ON	V5,VOUT	Open	Open

When (T1, T2)=(H, L), C1<sup>+</sup>, C1<sup>-</sup>, C2<sup>+</sup>, C2<sup>-</sup>, C3<sup>+</sup>, C3<sup>-</sup>, C4<sup>+</sup>, C4<sup>-</sup>, C5<sup>+</sup>, C5<sup>-</sup> terminals for voltage booster circuits are open because the voltage booster circuits doesn't operate. Therefore LCD driving voltage to the VOUT terminal should be supplied from outside.

When (T1, T2)=(H, H), terminals for voltage booster circuits and VR are open, because the voltage booster circuits and Voltage adjust circuits do not operate.

The internal power supply Circuits is designed specially for a small-size LCD like as normal cellular phone size LCD panel. When **NJU6679** apply to the large size LCD panel application (large capacitive load), external power supply is required to keep good display condition.


To keep good display condition, external component of the capacitors connecting to the V1 to V5 terminals and voltage booster circuits and the feedback resistors for the V5 operational amplifier must fix each optimized constant after checking various display patterns on LCD panel actually in the application.

#### OPower Supply applications


(1) Internal Power Supply Example.

All of the Internal Booster, Voltage Regulator, Voltage Follower using.

Internal power supply ON (instruction) (T1,T2)=(L,L)




(2) Only VOUT Supply from outside Example.
 Internal Voltage Regulator, Voltage Follower using
 Internal power supply ON (Instruction) (T1,T2) = (H,L)




(3) VOUT and V5 supply from outside Example. Internal Voltage Follower using.

Internal power supply (Instruction) (T1,T2) =(H,H)



(4) External Power Supply Example
 All of V1 to V5 and VOUT supply from outside
 Internal power supply (Instruction) (T1,T2) =(H,H)



 $\otimes$  : These switches should be open during the power save mode.




#### (2) Instruction

The **NJU6679** distinguishes the data on the data bus D0 to D7 as an instruction by combination of A0,  $\overline{RD}$ , and  $\overline{WR}(R/W)$  signals. The decoding of the instruction and exection performes with only high speed internal timing without relation to the external clock. Therefore, no busy flag check required normally. In case of the serial interface, the data input as MSB(D7) first serially. Table.4 shows the instruction codes of the **NJU6679**.

						Tab	le 4.	Inst	tructi	ion C	Code			(*:Don't Care)
		Instruction		<u></u>	<u></u>	D 7	1	Code	1					Description
(a)	Dis	play ON/OFF	A 0 0	R D	W R 0	D 7	D 6 0	D 5 1	D 4 0	D 3 1	D 2	D 1	D 0 0/1	LCD Display ON/OFF
( /		. ,	-		-									0:0FF 1:0N
(b)		play Start Line Set h Order 4bits	0	1	0	0	1	0	1			Orde ress		Determine the Display Line of RAM to the COM0. (Set the Higher order 4bits)
		play Start Line Set wer Order 4bits	0	1	0	0	1	1	0	L		Ord ress		Determine the Display Line of RAM to the COM0. (Set the Lower order 4bits)
(c)		ge Address Set h Order 1bits	0	1	0	0	1	0	0	*	*	*	Hi.	Set the Higher order 1bit page of DD RAM to the Page Address Register
		ge Address Set ver Order 4bits	0	1	0	1	1	0	0			Ord ddre		Set the Lower order 4 bit page of DD RAM to the Page Address Register
(d)		lumn Address Set h Order 4bits	0	1	0	0	0	0	1			Orde n Ad		Set the Higher order 4 bits Column Address to the Reg.
		lumn Address Set ver Order 4bits	0	1	0	0	0	0	0			Ord n Ad		Set the Lower order 4 bits Column Address to the Reg.
(e)	S ta	tus Read	0	0	1		S ta	tus		0	0	0	0	Read out the internal Status
(f)	W r	ite Display Data	1	1	0			۷	V rite	Dat	а			Write the data into the Display Data RAM
(g)	Rea	ad Display Data	1	0	1		•	F	≀ead	Dat	а			Read the data from the Display Data RAM
(h)		rmalor Inverse /OFF Set	0	1	0	1	0	1	0	0	1	1	0/1	Inverse the ON and OFF Display 0:Normal 1:Inverse
(i)		tic Drive ON ormal Display	0	1	0	1	0	1	0	0	1	0	0/1	Whole Display Turns ON 0:Normal 1:Whole Disp.ON
(j)	Sub mo	b instruction table de	0	1	0	0	1	1	1	0	0	0	0	Set the Sub instruction table.
	(k)F	Partial Display												
		1 st B lock, Set Start display unit	0	1	0	0	0	0	0	S		displa nit	a y	Set the Start display unit of 1st Block.
		1st Block, Set The number of display units	0	1	0	0	0	1	nu	mbe	r of units	disp	a y	Set the number of display units of 1st Block.
		2nd Block, Set Start display unit	0	1	0	1	1	0	0	S		displa nit	a y	Set the Start display unit of 2nd Block.
		2nd Block, Set The number of display units	0	1	0	1	1	1	nu	mbe	r of units	disp	аy	Set the number of display units of 2nd Block.
Sub		Partial display on	0	1	0	0	1	0	0	0	0	0	0	It comes off the mode to set and a display is executed.
Inst.	(l)n	-line Inverse Drive Se	<b>1</b>	-	-		1			-		1		
		Register Set Higher order 2 bits	0	1	0	0	1	0	1	*	*	hig oro	her der	Set the number of inverse drive line.
		Register Set Lower order 4 bits	0	1	0	0	1	1	0	L	owei	r ord	er	Set the number of inverse drive line.
		n-line Inverse Drive Set is executed.	0	1	0	0	1	1	1	0	0	0	0	The execution of the line inverse drive.
	(m)	EVR Register Set									/ 5			
		EVR Register Set Higher order 4 bits	0	1	0	1	0	0	0			Data rord		Set the V5 output level to the EVR register. (Higher order 4 bits)
		EVR Register Set Lower order 4 bits	0	1	0	1	0	0	1			Data rord		Set the V5 output level to the EVR register. (Lower order 4 bits)
		EVR Register Set is executed.	0	1	0	1	0	1	0	0	0	0	0	The execution of the EVR.
(n)		d of sub instruction le mode	0	1	0	0	1	1	1	0	0	0	1	It ends the setting of sub instruction table.

New Japan Radio Co., Ltd.




(\*:Don't Care)

	Instruction					C	Code	•					
	Instruction	A 0	RD	WR	D 7	D 6	<b>D</b> 5	D 4	Dз	D 2	D 1	Do	Description
(0)	Bias Select	0	1	0	1	0	1	1		Bi	as		Select the bias (9 Patterns)
(p)	Boost Level Select	0	1	0	0	0	1	1	0		3oos Iultip	-	Set the Booster circuits
(q)	Read Modify Write /End	0	1	0	1	1	1	0	0	0	0 <sup>°</sup>	0/1	Read Modify Write mode D0=0:On D0=1:End
(1)	Reset	0	1	0	1	1	1	0	0	0	1	0	Initialize the internal Circuits
(s)	Internal Power Supply ON/OFF	0	1	0	0	0	1	0	0	0	0	0/1	0:Int. Power Supply OFF 1:Int. Power Supply ON
(t)	Driver Outputs ON/OFF	0	1	0	0	0	1	0	0	0	1	0/1	D0=0: LCD Driver Outouts OFF D0=1: LCD Driver Outputs ON
(u)	Power Save (Complex Command)	0 0	1	0 0	1	0 0	1	0	1 0	1	1 0	0	Set the Power Save Mode (LCD Display OFF +Static Drive ON)
(v)	ADC Select	0	1	0	1	0	1	0	0	0	0	0/1	Set the DD RAM vs Segment D0=0:Normal D0=1:Inverse

#### (2-1) Explanation of Instruction Code

#### (a) Display On/Off

It executes the ON/OFF control of the whole display without relation to the DD RAM or any internal conditions.



#### (b) Display Start Line

It sets the DD RAM line address corresponding to the COM0 terminal (normally assigned to the top display line). In this instruction execution, the display area is automatically set by the lines that correspond to the display duty ratio to the upward direction of the line address. Changing the line address by this instruction performs smooth scrolling to a vertical direction. In this time, the DD RAM data are unchanged.

A 0	RD	WR	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0	
0	1	0	0	1	0	1	Α7	A 6	A 5	A 4	
0	1	0	0	1	1	0	Аз	A2	A1	Ao	
A7	A6	A5	A4 A	лз А:	2 A1	Ao		Line A	ddress(	(HEX)	
0	0	0	0	0 0	0	0			00		
0	0	0	0	0 0	0	1	01				
			:						:		
1	0	1	1	1 1	1	1			BF		

#### (c) Page Address Set

When MPU access to the DD RAM, a page address is set by page Address Set instruction before writing the data. (Note: the change of page address is not affected to the display.)

A 0	RD	WR	D 7	D 6	D 5	D 4	D 3	D 2	D 1	Do	_
0	1	0	0	1	0	0	*	*	*	A 4	
0	1	0	1	1	0	0	Аз	A2	A1	Ao	(*:Don't Care)
_	-		-	_	-			_		-	•
A	4	Аз	A2	A	<b>\</b> 1	A0		Page			
(	)	0	0	(	0	0		0			
0	)	0	0		0	1		1			
			:					:			
			:					:			
		0	1		1	1		23			



#### (d) Column Address

When MPU accesses to the DD RAM, the row address set by Page Address Set instruction is required with the column address before writing the data. The column address set requires twice address set which are higher order 4 bits address set and lower order 4 bits.

When the MPU access to the DD RAM continuously, the column address increments automatically from the set address after each data access. Therefore, the MPU can transmit only the Data continuously without setting the column address at every transmission time. The increment of column address is stopped at the maximum column address plus 1 limited by each display mode. When the column address count up is stopped, the row address is not changed.

	A 0	RD	W	R	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0	
	0	1	0		0	0	0	1	Α7	A 6	A 5	A 4	Higher Order
Γ	0	1	0		0	0	0	0	Аз	A2	A1	Ao	Lower Order
Г	A7	A <sub>6</sub>	A5	A4	A3	A2	A1	A <sub>0</sub>	Colun	nn Addre	ess(HEX)		
Г	0	0	0	0	0	0	0	0		0			
	0	0	0	0	0	0	0	1		1			
					:					:			
		0	0	•	:	0				:			
L	1	0	0	0	0	0	1	1		83			

#### (e) Status Read

This instruction reads out the internal status of "BUSY", "ADC", "ON/OFF" and "RESET" described as follows.

A 0	RD	WR	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0
0	0	1	BUSY	ADC	ON/OFF	RESET	0	0	0	0

BUSY : BUSY=1 indicate the operating or the Reset cycle. All instructions can be input after the BUSY status change to "0".

ADC : Indicate the output correspondence of column (segment) address and segment driver. 0 :Counterclockwise Output (Inverse)

- 1 :Clockwise Output (Normal)
- (Note) The data "0=Inverse" and "1=Normal" of ADC status is inverted with the ADC select Instruction of "1=Inverse" and "0=Normal".

ON/OFF : Indicate the whole display On/Off status.

- 0 : Whole Display "On 1 : Whole Display "Off"
- (Note) The data "0=On" and "1=Off" of Display On/Off status is inverted with the Display On/Off instruction data of "1=On" and "0=Off".

RESET : Indicate the initializing by RES terminal signal or reset instruction.

- 0: Not Reset status
- 1 : In the Reset status



#### (f) Write Display Data

It writes the data on the data bus into the DD RAM. column address increments automatically after data writing, therefore, the MPU can write the data into the DD RAM continuously without the address setting at every writing time once the starting address is set.

A 0	RD	WR	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D o
1	1	0				WRITE	DATA			

#### (g) Read Display Data

This instruction reads out the 8-bit data from DD RAM addressed by the column and the page address. The column address automatically increments after the 8-bit data read out, therefore, the MPU can read the data from the DD RAM continuously without the address setting at every reading time once the starting address is set. Note that the dummy read is required just after setting the column address (see "(4-4) Access to the DD RAM and the Internal Register").

In the serial interface mode, the display data is unable to read out.

A 0	RD	WR	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0
1	0	1				READ	DATA			

#### (h) Normal or Inverse On/Off Set

It changes the display condition of normal or reverse for entire display area. The execution of this instruction does not change the display data in the DD RAM.

_	A 0	RD	WR	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0
	0	1	0	1	0	1	0	0	1	1	D
	0         1         0         1         0         1         0         1         1           D         1         0         1         0         1         1         1           D         0         1         0         1         0         1         1										
		1 : Ir	nverse	R	AM da	ta "0" c	orrespo	ond to "	On"		

#### (i) Static Drive

This instruction turns all the pixels ON regardless the data stored in the DD RAM. In this time, the data in DD RAM are remained and unchanged. This instruction is executed prior to the "Normal or Inverse On/Off Set" Instruction.

A 0	RD	WR	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0
0	1	0	1	0	1	0	0	1	0	D


D 0 : Normal Display

1 : Whole Display turns On


When the "Static Drive ON" instruction is executed at Display OFF status, the **NJU6679** operates in Power Save Mode. (Refer " Power Save Mode ")

#### (j) Sub Instruction table mode

This instruction switches the instruction table from the main to the sub. The sub instruction table contains instructions of partial display, n-line inverse drive set and EVR register set as mentioned in (k), (l) and (m). The instruction of sub instruction table mode must be executed before above 3 sub instructions execution. The instruction of end of sub instruction table mode (n) switches the instruction table from the sub to the main. If any main instructions are written in the sub instruction mode, the **NJU6679** will malfunction.



-Set sub Instruction table flow is shown below:



#### (k) Partial Display

It selects two active display areas on the LCD Panel partially. The display area is divided to 16 units with four commons each and selected two display blocks by setting Unit number and number of Unit required (not overlap, not over than 16 units) to display on the LCD panel. These two display blocks are assigned optionally on the LCD panel. Duty selects an adapted ratio number corresponding to the total number of two display blocks automatically.

Partial Display function adjusts the LCD driving voltage, Voltage boosting times and E.V.R level by the instruction to generate the optimum LCD driving voltage for display quality. As result, the operating current is reduced.

#### · Display Unit Structure

			-
UNIT	0	(8 commons)	
UNIT	1		]
UNIT	2		]
UNIT	3		]
UNIT	4		1
UNIT	5		1
UNIT	6		
UNIT	7		
UNIT	8		12
UNIT	9		1
UNIT	10		1
UNIT	11		1
UNIT	12		
UNIT	13		
UNIT	14	V	
UNIT	15	(8 commons)	
			-

128-common

132-segment

New Japan Radio Co., Ltd.



#### Partial display instruction

When Partial Display functions, both of Top Unit Number of display area (the Start Unit) and the number of the effective continuous unit (Display Unit) from the Start Unit for the first display block and the second. Attention that the first display block and the second definition must not be overlap of display area and not be over than 16 units in total.

In case of whole display (1/128 duty), the first display block defines Start Unit=0 (0,0,0,0) and Display Unit = 16 (1,0,0,0,0) for all of display area selection. In this time, the definition of the second display block is ignored. In case of only the first block display, the second display block defines Start Unit=0 (0,0,0,0) and Display Unit = 0 (0,0,0,0) for no display area.

		A 0	RD	WR	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0	_
	$\langle \mathbf{L} \rangle$	0	1	0	0	0	0	0	D	D	D	D	Start unit
1 <sup>st</sup> Block													The Production of the
	$\Box$	0	1	0	0	0	1	D	D	D	D	D	The display unit number
	-												
	$\langle L$	0	1	0	1	1	0	0	D	D	D	D	Start unit
2 <sup>nd</sup> Block													• • • • • • • • • • • • • • • • • • •
	$\mathbf{\nabla}$	0	1	0	1	1	1	D	D	D	D	D	The display unit number

By input following instruction, the duty ratio is changed automatically and executes the partial display function.

	0	1	0	0	1	0	0	0	0	0	0	Partial display on
Ī	D :unit i	numbei	r (Hex.)				-				-	-

Notes) Attention followings due to prevent from mulfunction

- The input order of Partial Display instructions must follow above.
- Prohibits the overlap of the 1<sup>st</sup> partial display block and the 2<sup>nd</sup>.
- The Start Unit of the 1st partial display block must not be over 15.
- The total Display Unit Number (the sum of the 1<sup>st</sup> and 2<sup>nd</sup> partial display block Unit Num ber) must not be over 16.
- On the LCD panel, no active display area inserts between the 1<sup>st</sup> display block and the 2<sup>nd</sup>. However, the display data of the 1<sup>st</sup> display block and the 2<sup>nd</sup> must store continuously in the display data RAM.

#### Example of the Partial Display setting.

UNIT 0 UNIT 1	1 <sup>st</sup> Block
UNIT 2	
UNIT 3	
A DTILL LOUNITA UNITS	
UNIT/6	2 <sup>nd</sup> Block
UNIT/7	
UNIT 8	
UNIT 9	
UNIT 10	
UNIT 11	
UNIT 12	active display-block
UNIT 13	
UNIT 14	
UNIT 15	

The above partial display condition is set as follows:

#### 1)Set sub instruction mode

A 0 0	RD 1	W R	D 7 0	D 6 1	D 5 1	D 4 1	D 3 0	D 2 0	D 1 0	D 0	Set sub instruction mode.
partial o	display	conditio	ons								inoue.
A 0	RD	WR	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0	1 <sup>st</sup> Block, Set start unit
0	1	0	0	0	0	0	0	0	0	0	to "0"
											<sup>1</sup> <sup>st</sup> Block, Set the display
0	1	0	0	0	1	0	0	0	1	0	unit number to "2"
0	1	0	1	1	0	0	0	1	0	0	2 <sup>nd</sup> Block, Set start unit
0	I	0	I	I	0	0	0	1	0	0	to "4"
0	1	0	1	1	1	0	0	1	0	1	2 <sup>nd</sup> Block, Set the display units number to "5"
0	1	0	0	1	0	0	0	0	0	0	Execute Partial display.
	0 partial o A 0 0 0 0	0         1           partial display         A0         RD           0         1           0         1           0         1           0         1           0         1           0         1	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	0100partial display conditionsA0 $\overline{RD}$ $\overline{WR}$ $D7$ 0100010001010101	0       1       0       0       1         partial display conditions         A0 $\overline{RD}$ $\overline{WR}$ D7       D6         0       1       0       0       0         0       1       0       0       0         0       1       0       1       1         0       1       0       1       1	0       1       0       0       1       1         partial display conditions         A0 $\overline{RD}$ $\overline{WR}$ $D7$ $D6$ $D5$ 0       1       0       0       0       0       0         0       1       0       0       0       1       1         0       1       0       1       1       0         0       1       0       1       1       1	0       1       0       0       1       1       1         partial display conditions         A0 $\overline{RD}$ $\overline{WR}$ D7       D6       D5       D4         0       1       0       0       0       0       0       0       0         0       1       0       0       0       1       0       0       0         0       1       0       1       1       0       0       0       0       0         0       1       0       1       1       0       0       0       0       0       0       0         0       1       0       1       1       1       0       0	0       1       0       0       1       1       1       0         partial display conditions         A0 $\overline{RD}$ $\overline{WR}$ D7       D6       D5       D4       D3         0       1       0       0       0       0       0       0       0       0         0       1       0       0       0       0       1       0       0         0       1       0       1       1       0       0       0         0       1       0       1       1       0       0       0         0       1       0       1       1       0       0       0         0       1       0       1       1       0       0       0         0       1       0       1       1       0       0       0	0       1       0       0       1       1       1       0       0         partial display conditions         A0 $\overline{RD}$ $\overline{WR}$ D7       D6       D5       D4       D3       D2         0       1       0       0       0       0       0       0       0       0         0       1       0       0       0       1       0       0       0       0         0       1       0       1       1       0       0       1         0       1       0       1       1       0       0       1         0       1       0       1       1       0       0       1	0       1       0       0       1       1       1       0       0       0         partial display conditions         A0 $\overline{RD}$ $\overline{WR}$ D7       D6       D5       D4       D3       D2       D1         0       1       0       0       0       0       0       0       0       0         0       1       0       0       0       0       1       0       0       0       1         0       1       0       0       0       1       0       0       1       0         0       1       0       1       1       0       0       1       0         0       1       0       1       1       0       0       1       0         0       1       0       1       1       0       0       1       0	0       1       0       0       1       1       1       0       0       0       0         partial display conditions $\overrightarrow{RD}$ $\overrightarrow{WR}$ D7       D6       D5       D4       D3       D2       D1       D0       0         0       1       0       1       0       0       1       0       0       1       0       0       1       0       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0

The Duty is changed to 1/56 automatically.


#### 3)End sub instruction mode

A 0	RD	WR	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0	_ End sub instruction
0	1	0	0	1	1	1	0	0	0	1	mode. Back to main instruction mode.

Duty is changed automatically when Partial Display execution. But LCD Driving Voltage, Bias, Driving form like as 2-frame alternating driving or n-line inverse are not changed. Therefore, Display Off should operate before Partial Display execution for prevention of unexpected display, and Voltage Booster Select instruction, E.V.R Register Set, Bias Select and n-line Inverse Driving Set should set optimum conditions for good display in the mean time of Partial Display instruction execution. The optimum conditions should fix refering the result of actual display eveluation.

New Japan Radio Co., Ltd.

-Set Partial Display flow is shown below:



(I) n-line Inverse Drive Mode

n-Line Inverse Register Set (refer +Functional Description Fig.3 n-line Inverse alternative drive mode)

It sets a line number to inverse the polarity of common driver and segment.

The instructions must be input in order of followings. These instructions are sub instruction sets and must be set after (j)Sub instruction table mode.

	D 0 Set sub instruction mode.
0	
D1 [	D 0
A5 A	A 4 Higher order
A1 /	Ao Low order
Inverse line	e
-(*)	(*:2-frame alternating
2	drive mode.)
: 64	
D1 [	D 0
0	0
D1 [	D <sub>0</sub> _End sub instruction
0	1 mode. Back to main instruction mode.
	A 5 A 1 Inverse line -(*) 2 : 64 D 1 0 D 1



#### (m) EVR Register Set

It controls the voltage regulator circuit of the internal LCD power supply to adjust the LCD display contrast by changing the LCD driving voltage "V5". By data setting into the EVR register, the LCD driving voltage "V5" selects out of 201 steps of regulated voltage. The voltage adjustable range of "V5" is fixed by the external resistors. For details, refer the section "(3-2) Voltage Adjust Circuits".

1)Set sub instruction mode

_	A 0	RD	WR	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D o	
	0	1	0	0	1	1	1	0	0	0	0	Set sub instruction mode.

#### 2)Set EVR Register

	JISICI											
	A 0	RD	WR	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0	_
I	0	1	0	1	0	0	0	Α7	A 6	A 5	A 4	
									_			-
L	0	1	0	1	0	0	1	Аз	A2	A1	A0	
ſ	A7	A6	A5	A4	Аз	A2	A1	A0		VLCD		- 1
ŀ				-		712						_
	0	0	1	1	0	1	1	1		Low		
				:						:		
				:						:		
	1	1	1	1	1	1	1	1		High		
				-	-	-	-	-				_

VLCD=VDD-V5

When EVR doesn't use, set the EVR register to (1,1,1,1,1,1,1,1).

3)Execute the EVR

A 0	RD	WR	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0
0	1	0	1	0	1	0	0	0	0	0

#### 4)End sub instruction mode

-	A 0	RD	WR	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0	_End sub instruction
	0	1	0	0	1	1	1	0	0	0	1	mode. Back to main instruction mode.

#### (n) End of Sub instruction table mode

"End of sub instruction table mode" instruction switches instruction table from sub to main.

(k)Partial display, (I)n-line inverse drive mode, and (m)EVR are sub instruction sets on the sub instruction table. The instruction of "END of sub instruction mode" must be set after these sub instruction sets. The **NJU6679** may occur incorrect operation if any main instructions on the main instruction table are input in mode of sub instruction table.

A 0	RD	WR	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0
0	1	0	0	1	1	1	0	0	0	1



#### (o) Bias Select

This instruction sets the bias voltage.

	A 0	RD	WR	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0	
Г	0	1	0	1	0	1	1	Аз	A 2	A 1	Α0	(*:Don't Care)
	-									-	-	-
	A	<b>\</b> 3	A2	A	1	A0		Bias				
	(	0	0	0		0		1/4				
		0	0	0		1		1/5				
		0	0	1		0		1/6				
		0	0	1		1		1/7				
		0	1	0		0		1/8				
		0	1	0		1		1/9				
		0	1	1		0		1/10				
		0	1	1		1		1/11				
		1	*	*		*		1/12				

#### (p) Boost Level Select

This instruction sets the boost level (2 to 6 times). When "Partial Display Instruction" execution, the "Boost Level Select" also must be executed. If the external capasitors are connected as the lower than 6 times boost level, don't set the boost level by the instruction over than the boost level by conecting capasitors. If set the boost level over than it, the device will make malfunction.


_	A 0	RD	WR	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0
Γ	0	1	0	0	0	1	1	0	A 2	A 1	Α0

С	ommar	nd		Booster Multiple								
A2	A1	Ao	6times external capacitors connections	5times external capacitors connections	4times external capacitors connections	3times external capacitors connections	2times external capacitors connections					
0	0 0 0 2-time											
0	0	1	3-time	2-time								
0	1	0	4-time	3-time	2-time							
0	0 1 1 5-time		4-time	3-time	2-time							
1	*	*	6-time	5-time	4-time	3-time	2-time					



#### (q) Read Modify Write/End

This instruction sets the Read Modify Write controlling the page address increment. In this mode, the Column Address only increments when execute the display data "Write" instruction; but no change when the display data "Read" Instruction. This status is continued until the End instruction execution. When the End instruction is executed, the Column Address goes back to the start address before the execution of this "Read Modify Write" instruction. This function reduces the load of MPU for repeating display data change of the fixed area (ex. cursor blink).





D 0 : Read Modify Write On

1 : End

Note) In this "Read Modify Write" mode, out of display dara "Read"/"Write", any instructions except "Column Address Set" can be executed.

- The Example of Read Modify Write Sequence







#### (r) Reset

This instruction executes the following initialization.

The reset by the reset signal input to the RES terminal (hardware reset) is required when power turns on. This reset instruction does not use instead of this hardware reset when power turns on.

Initialization

- 1 Set the Column Address Counter to 00H
- 2 Set the Display Start Line Register to 00H
- 3 Set the Page Address Register to page "0"
- 4 Set the EVR register to FFH
- 5 Set the Partial Display(1/128 duty)
- 6 Set the Bias select(1/12 Bias)
- 7 Set the Voltage Booster(6 times)
- 8 Set the n-line inverse register to 0H

The DD RAM is not affected by this initialization.

_	A 0	RD	WR	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0
	0	1	0	1	1	1	0	0	0	1	0

(s) Internal Power Supply ON/OFF

This instruction control ON and OFF for the internal Voltage Converter, Voltage Regulator and Voltage Follower circuits. For the Booster circuits operation, the oscillation circuits must be in operation.

_	A 0	RD	WR	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0
	0	1	0	0	0	1	0	0	0	0	D

D 0 : Internal Power Supply Off

1 : Internal Power Supply On

The internal Power Supply must be Off when external power supply using.

\*1 The set up period of internal power supply On depends on the step up capacitors, voltage stabilizer capacitors, VDD and VLCD.

Therefore it requires the actual evaluation using the LCD module to get the correct time. (Refer to the (3-4) Fig.5)

#### (t) Driver Outputs ON/OFF

This instruction controlls ON/OFF of the LCD Driver Outputs.

_	A 0	RD	WR	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0
	0	1	0	0	0	1	0	0	0	1	D

D 0 : LCD driving waveform output Off


1 : LCD driving waveform output On

The **NJU6679** implements low power LCD driving voltage generator circuit and requires the following Power Supply ON/OFF sequence.

- LCD Driving Power Supply ON/OFF Sequences


The sequences below are required when the power supply turns ON/OFF.

For the power supply turning on operation after the power-save mode, refer the "power save release sequence" mentioned after.



\*1 The Internal Power Supply rise time is depending on the condition of the Supply Voltage, VLCD=VDD-V5, External Capacitor of Booster, and External Capacitor connected to V1 to V5. To know the rise time correctly, test by using the actual LCD module.






#### (u) Power Save (complex comand)

When Static Drive ON at the Display OFF status (inverse order also same), the internal circuits goes to the Power Save Mode and the operating current is dramatically reduced, almost same as the standby current. The internal status in the Power Save Mode is shown as follows;

- 1: The Oscillation Circuits and the Internal Power Supply Circuits stop the operation.
- 2: LCD driving is stopped. Segment and Common drivers output VDD level voltage.
- 3: The display data and the internal operating condition are remained and kept as just before enter the Power Save Mode.
- 4: All the LCD driving bias voltage (V1 to V5) is fixed to the  $V_{DD}$  level.

The power save and its release perform according to the following sequences.



The **NJU6679** constantly spends the current without the execution of the Driver Outputs OFF instruction. The LCD drive waveform is not output until the Driver Outputs ON instruction is executed.

- \*1 In the Power Save sequence, the Power Save Mode starts after the Static Drive ON command is executed.
- \*2 In the Power Save Release sequence, the Power Save Mode releases just after the Static Drive OFF instruction execution. The Display ON instruction is allowed to execute at any time after the Static Drive OFF instruction is completed.
- \*3 The Internal Power Supply rise time is depending on the condition of the Supply Voltage, V<sub>LCD</sub>=V<sub>DD</sub>-V5, External Capacitor of Booster, and External Capacitor connected to V1 to V5. To know the rise time cor rectly, test by using the actual LCD module.
- \*4 LCD driving waveform is output after the exection of the Driver Outputs ON instruction execution.
- \*5 In case of the external power supply operation, the external power supply should be turned off before the Power Save Mode and connected to the VDD for fixing the voltage. In this time, VOUT terminal also should be made codition like as disconection or connection to Vss.

#### (v) ADC Select

This instruction determines the correspondence of Column in the DD RAM with the Segment Driver Outputs. Segment Driver Output order is inversed when this instruction executes, therefore, the placement the **NJU6679** against the LCD panel becomes easy.

A0	RD	R/W WR	D7	D6	D5	D4	D3	D2	D 1	Do
0	1	0	1	0	1	0	0	0	0	D
		Clockwi Countere	•	•			•		50 to S13 5131 to S	



#### (3) Internal Power Supply

(3-1) 6-time voltage booster circuits

The 6-time voltage booster circuit outputs the negative Voltage(V<sub>DD</sub> Common) boosted 6 times of VDD-VSS from the VOUT terminal with connecting the six capacitors between C<sub>1</sub><sup>+</sup> and C<sub>1</sub><sup>-</sup>, C<sub>2</sub><sup>+</sup> and C<sub>2</sub><sup>-</sup>, C<sub>3</sub><sup>+</sup> and C<sub>3</sub><sup>-</sup>, C<sub>4</sub><sup>+</sup> and C<sub>4</sub><sup>-</sup>, C<sub>5</sub><sup>+</sup> and C<sub>5</sub><sup>-</sup>, and V<sub>SS</sub> and V<sub>OUT</sub>. The boosting time is selected out of 2 times to 6 by the combination of changing the external capacitors connection and "Booster Level Select" instruction. (refer (2-1)Instruction (p)Voltage Boost time select) Voltage Booster circuits requires the clock signals from internal oscillation circuit or the external clock signal, therefore, the internal oscillation circuits or the external clock supplier must be operating when the voltage booster is in operation.

The boosted voltage of VDD-VOUT must be 18V or less.

C4+

C4-


C5+

C5-


Vout

The boost voltage and the capacitor connection are shown below.

• The boosted voltage and VDD, Vss



Example of the external capacitor connection to the voltage booster circuits



New Japan Radio Co., Ltd.

C4+

C4-

C5+

C5-

Vout



#### (3-2)Voltage Adjust Circuits

The boosted voltage of V<sub>OUT</sub> outputs V5 for LCD driving through the voltage adjust circuits. The output voltage of V5 is adjusted by Ra and Rb within the range of  $|V5| < |V_{OUT}|$ . The output is calculated by the following formula(1).

VLCD = VDD-V5 = (1+Rb/Ra)VREG (1)

The VREG voltage is a reference voltage generated by the built-in bleeder registance. VREG is adjustable by EVR functions (see section 3-3).

For minor adjustment of V5, it is recommended that the Ra and Rb is composed of R2 as variable resistor and R1 and R3 as fixed resistors, constant should be connected to V<sub>DD</sub> terminal,VR and V5, as shown below.




Fig. 4

< Design example for R1, R2 and R3 /Reference >
•R1+R2+R3=6MΩ
(Determind by the current between V<sub>DD</sub>-V5)
•Variable voltage range by the R2. -7V to -11V (V<sub>LCD</sub>=V<sub>DD</sub>-V5 : 10V to 12V)
(Determind by the LCD electrical characteristics)
•VREG=3V

(In case of VDD=3V and EVR=FFh)

R1,R2 and R3 are calculated by above conditions and the fomula of (1) to below;

R1=1.5MΩ R2=0.3MΩ R3=4.2MΩ

Note) V5 voltage is generated referencing with VREG voltage beased on the supply voltage ( $V_{DD}$  and  $V_{SS}$ ) as shown in above figure. Therefore,  $V_{LCD}$  ( $V_{DD}$ -V5) is affected including the gain (Rb/Ra) by the fluctuation of  $V_{REG}$  voltage based on the supply voltage. The power supply voltage should be stabilized for V5 stable operation.





(3-3) Contrast Adjustment by the EVR function

The EVR selects the V<sub>REG</sub> voltage out of the following 201 conditions by setting 8-bit data into the EVR register. With the EVR function, V<sub>REG</sub> is controlled, and the LCD display contrast is adjusted. The EVR controls the voltage of V<sub>REG</sub> by instruction and changes the voltage of V5.

A step with EVR is set like table shown below.

37H to 4FH available for use. If keeping 3% precision, sets EVR over 4FH.

	EVR register	Vreg[V]	VLCD
3Fh	(0,0,1,1,0,1,1,1)	(100/300) x (VDD-VSS)	Low
:	:	:	:
4FH	(0,1,0,0,1,1,1,1)	(124/300) x (VDD-VSS)	:
:	:	:	:
:	:	:	:
FDн	(1,1,1,1,1,1,0,1)	(298/300) x (VDD-VSS)	:
FЕн	(1,1,1,1,1,1,1,0)	(299/300) x (VDD-VSS)	:
FFн	(1,1,1,1,1,1,1,1)	(300/300) x (VDD-VSS)	High

In use of the EVR function, the voltage adjustment circuit must turn on by the power supply instruction.

Adjustable range of the LCD driving voltage by EVR function

The adjustable range is decided by the power supply voltage VDD and the ratio of external resistors Ra and Rb.

[Design example for the adjustable range / Reference]

- Condition VDD=3.0V, VSS=0V

```
Ra=1M\Omega, Rb=4M\Omega (Ra:Rb=1:4)
```

The adjustable range and the step voltage are calculated as follows in the above condition.

```
In case of setting 4FH in the EVR register,

VLCD = ((Ra+Rb)/Ra)VREG

= (5/1) \times [(124/300) \times 3.0]

= 6.2V
```

In case of setting FFH in the EVR register,

VLCD = ((Ra+Rb)/Ra)VREG

= (5/1) x [(300/300) x 3.0] = 15.0V


	Min.4FH	Max.FFH
Adjustable Range	6.2	15.0 [V]
Step Voltagre	50	[mV]

\* In case of VDD=3V




#### (3-4) LCD Driving Voltage Generation Circuits

The LCD driving bias voltage of V1,V2,V3,V4 are generated by dividing the V5 voltage with the internal bleeder resistance and is supplied to the LCD driving circuits after the impedence conversion by the voltage follower. As shown in Figure 5, five external capacitors are required to connect to each LCD driving voltage terminal for voltage stabilization. The value of capacitors (C6 to C10) should be determined after the actual LCD panel display evaluation.



Using the external Power Supply



Reference set up valueVLCD=VDD-V5 = 10 to 12V

Соит	to 1uF
C1 to C4, C9	to 1uF
C5 to C8	0.1 to 0.47uF
R1	1.5MΩ
R2	0.3MΩ
R3	4.2MΩ

Fig.5

\*1 Short wiring or sealed wiring to the VR terminal is required due to the high impedance of VR terminal. \*2 Following connection of VOUT is required when external power supply using.

When VSS > V5 --- VOUT=V5

When VSS ≤ V5 --- VOUT=VSS

New Japan Radio Co., Ltd.



#### (4) MPU Interface

(4-1) Interface type selection

Two MPU interface types are available in the **NJU6679**: by 1) 8-bit bi-directional data bus (D7 to D0), 2) serial data input (SI:D7). The interface type (the 8 bit parallel or serial interface) is determined by the condition of the P/S terminals connecting to "H" or "L" level as shown in Table 5. In case of the serial interface, neither the status read-out nor the RAM data read-out operation is allowed.

	Table 5										
P/S	Туре	CS	A0	RD	ŴŔ	SEL68	D7	D6	Do to D5		
Н	Parallel	CS	A0	RD	WR	SEL68	D7	D6	Do to D5		
L	Serial	CS	A0	-	-	-	SI	SCL	Hi-Z		

#### Parallel Interface

The **NJU6679** interfaces the 68- or 80-type MPU directly if the parallel interface (P/S="H") is selected. The 68-type or 80-type MPU is selected by connecting the SEL68 terminal to "H" or "L" as shown in table 6.

			Table 6			
SEL68	Туре	CS	A0	RD	WR	D0 to D7
Н	68 type MPU	CS	A0	E	R/W	D0 to D7
L	80 type MPU	CS	A0	RD	WR	D0 to D7

#### (4-2) Discrimination of Data Bus Signal

The **NJU6679** discriminates the mean of signal on the data bus by the combination of A0, E, R/W, and  $(\overline{RD}, \overline{WR})$  signals as shown in Table 7.

	Table 7										
Common	68 type	80 type		Function							
A 0	R/W	RD	WR	Function							
Н	Н	L	Н	Read Display Data							
Н	L	Н	L	Write Display Data							
L	Н	L	Н	Status Read							
L	L	Н	L	Write into the Register(Instruction)							

(4-3) Serial Interface.(P/S="L")


The serial interface of the **NJU6679** consists of the 8-bit shift register and 3-bit counter. In case the chip is selected ( $\overline{CS}$ =L), the input to D7(SI) and D6(SCL) becomes available, and in case that the chip isn't selected, the shift register and the counter are reset to the initial condition.

The data input from the terminal(SI) is MSB first like as the order of D7, D6, ●●●D0 by a serial interface, it is entered into with rise edge of serial clock(SCL). The data converted into parallel data of 8-bit with the rise edge of 8th serial clock and processed.

It discriminates display data or instructions by A0 input terminal. A0 is read with rise edge of (8 X n)th of serial clock (SCL), it is recognized display data by A0=H" and instruction by A0="L". A0 input is read in the rise edge of (8 X n)th of serial clock (SCL) after chip select and distinguished.

However, in case of RES="H" to "L" or  $\overline{CS}$ ="L" to "H" with trasfered data does not fill 8 bit, attention is necessary because it will processed as there was command input. Always, input the data of (8 X n) style.

The SCL signal must be careful of the termination reflection by the wiring length and the external noise and confirmation by the actual machine is recommended by it.









(4-4) Access to the Display Data RAM and Internal Register.


The NJU6679 transfers data to the CPU through the bus holder with the internal data bus.

In case of reading out the display data contents in the DD RAM, the data which was read in the first data read cycle (= the dummy read) is memorized in the bus holder. Then the data is read out to the system bus from the bus holder in the next data read cycle. Also, In case that the MPU writes into DD RAM, the data is temporarily stored in the bus holder and is then written into DD RAM by the next data write cycle.

Therefore, the limitation of the access to NJU6679 from MPU side is not access time (t<sub>ACC</sub>,t<sub>DS</sub>) of Display Data RAM and the cycle time becomes dominant. With this, speed-up of the data transfer with the MPU becomes possible. In case of cycle time isn't met, the MPU inserts NOP operation only and becomes an equivalent to an execution of wait operation on the sutisfy condition in MPU.

When setting an address, the data of the specified address isn't output immediately by the read operation after setting an address, and the data of the specified address is output at the the 2nd data read operation. Therefore, the dummy read is always necessary once after the address set and the write cycle. (See Fig. 7)

The exsample of Read Modify Write operation is mentioned in (2-1)Instruction –(q)The sequence of Inverse Display.




(4-6) Chip Select

 $\overline{CS}$  is the Chip Select terminal. In case of  $\overline{CS}$ ="L", the interface with MPU is available.

In case of  $\overline{CS}$ ="H" (Chip is not selected), the terminals of D<sub>0</sub> to D<sub>7</sub> are high impedance and A0,  $\overline{RD}$ ,  $\overline{WR}$ , D<sub>7</sub>(SI) and D<sub>6</sub>(SCL) inputs are ignored. If the serial interface is selected when  $\overline{CS}$ ="H", the shift register and the counter for the serial interface are reset.

However, the reset signal is always input and executed in any conditions of CS.

ABSOLUTE MAXIMUM RA	TINGS		(Ta=25°C)
PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage (1)	Vdd	-0.3 to +5.0	V
Supply Voltage (2)	V5	VDD-18.0 to VDD+0.3	V
Supply Voltage (3)	V1 to V4	V5 to VDD+0.3	V
Input Voltage	VIN	-0.3 to VDD+0.3	V
Operating Temperature	Topr	-30 to +80	°C
Storago Tomporaturo	Tata	-55 to +125 (Chip)	0°
Storage Temperature	Tstg	-55 to +100 (TCP)	



Note 1) All voltage values are specified as Vss=0V.

- Note 2) The relation of V<sub>DD</sub>≥V1≥V2≥V3≥V4≥V5>VOUT;V<sub>DD</sub>>Vss≥V<sub>OUT</sub> must be maintained. In case of inputting external LCD driving voltage , the LCD drive voltage should start supplying to **NJU6679** at the mean time of turning on V<sub>DD</sub> power supply or after turned on V<sub>DD</sub>. In use of the voltage boost circuit, the condition that the supply voltage: 18.0V≥V<sub>DD</sub>-V<sub>OUT</sub> is necessary.
- Note 3) If the LSI are used on condition beyond the absolute maximum rating, the LSI may be destroyed. Using LSI within electrical characteristics is strongly recommended for normal operation.
  - Use beyond the erectric characteristics conditions will cause malfunction and poor reliability.
- Note 4) Decoupling capacitor should be connected between V<sub>DD</sub> and V<sub>SS</sub> due to the stabilized operation for the voltage converter.



#### ■ ELECTRICAL CHARACTERISTICS (1)

(VDD=2.7V to 3.3V, VSS=0V, Ta=-30 to +80°C)

PARA	МЕТЕ	SYMBOL	COI	NDITIONS	MIN.	TYP.	MAX.	UNIT	Note
Operating	Voltage(1)	Vdd			2.4		3.6	V	5
OperatingVoltage(2)		V5			Vdd-18.0		Vdd-6.0		
		V1,V2	VLCD= VDD-V	5	VDD-0.5VLCD		Vdd	V	6
		V3,V4			V5		VDD-0.5VLCD		
Input	High Level	VIHC1	DoD7,A0, CS	S,RES,RD,WR,SEL68,	0.8Vdd		Vdd	V	
Voltage	Low Level	VILC1	P/S Terminals				0.2Vdd	V	
Output	High Level	VOHC11	D0D7	Юн=-0.5mA	0.8Vdd		Vdd	V	
Voltage	Low Level	VOLC11	Terminals	lol= 0.5mA	Vss		0.2Vdd	V	
Input Leak	Input Leakage Current		All Input terminals		- 1.0		1.0	uA	
	raciatanaa	Ron1	Ta=25°C	VLCD=15.0V		2.0	3.0	kΩ	7
Driver On-	resistance	Ron2		VLCD=8.0V		3.0	4.5		
Stand-by 0	Current	IDDQ	during Power	save Mode		0.05	5	uA	8
Onerating	Current	DD12	Display VLCD=	=15.0V		40	80		8
Operating	Current	IDD21	Accessing f C	YC=200kHz		650	850	V V V uA kΩ	9
Operating Current		CIN	A0, <u>CS, RES, R</u> P/S, T1, T2, Do Ta=25°C			10		pF	10
Oscillation	Frequency	fosc	Ta=25°C		31.7	39	46.3	kHz	

Reset time	tR	RES Terminal	1.0		us	11
Reset "L" Level Pulse Width	tRW	RES Terminal	10		us	12

	Output Volt.	Vout1	Vss-Vout, 6-time voltage booster, VDD=3V	VDD-15.0V		Vdd-14.5V	V	
Adjus range LCD Voltage	On-resistance	Rtri	VDD=3V;COUT=4.7uF 6-time voltage booster		2000	4000	Ω	
	Driving Volt	Vout2	Voltage Booster Circuit "OFF"	VDD-18.0V		Vdd-6.0V	V	13
Booster	Voltage Follower	V5	Voltage Adjustment Circuit "OFF"	Vdd-18.0V		VDD-6.0V	V	
		IOUT1	VDD=3V, VLCD=12V		250	450		
	Operating Current	ΙΟυτ2	COM/SEG Terminals Open No Access		45	90	uA	14
		ЮИТЗ	Display Checkered pattern		35	70		
	Voltage Reg.	Vreg%	VDD=3V,Ta=25°C, VREG=4F to FFH			3	%	

Note 5) Although the **NJU6679** can operate in wide range of the operating voltage, it shall not be guaranteed in a sudden voltage fluctuation during the access with MPU.

Note 6) The operating voltage when using external power supply.

- Note 7) Row is the resistance values in supplying 0.1V voltage-difference beteen power supply terminals (V1,V2,V3,V4) and each output terminals (common/ segment). This is specified within the range of Operating Voltage(2).
- Note 8,9) The value of after Driver Output On instruction execution.
- Note 8,9) Refers to the current consumption of the IC itself; external power supply is used for the LCD driving. In case of not use internal power supply circuit, meaning current of IC's. LCD driving power supply are external power supply.

Note 8) Applicable in case of not accessing to the MPU.

Note 9) The operating current when writing a vertical stripe pattern on the tcyc. Current consumption during the access is approximately proportional to the access frequency. When not accessed, it consumpts only IDD01 Note 10) Apply to A0, D0-D7, RD,WR,CS,RES,SEL68,P/S,T1,T2 terminals.

New Japan Radio Co., Ltd.



Note 11) tR (Reset Time) refers to the reset completion time of the internal circuits from the rise edge of the RES signal.


Note 12) Apply minimum pulse width of the RES signal. To reset, the "L" pulse over trw shall be input. .

Note 13) The voltage adjustment circuit controls V5 within the range of the voltage follower operating voltage.

Note 14) Each operating current shall be defined as being measured in the following condition.


Status			External Voltage				
SYMBOL	SYMBOL T1		Internal	Voltage	Voltage	Voltage	Supply
			Oscillator	Booster	Adjustment	Follower	(Input Terminal)
IOUT1	L	L/H	Validity	Validity	Validity	Validity	Unuse
IOUT2	Н	L	Validity	Invalidity	Validity	Validity	Use(Vout)
IOUT3	Н	Н	Validity	Invalidity	Invalidity	Validity	Use(VOUT,V5)


#### MEASUREMENT BLOCK DIAGRAM





#### ■ BUS TIMING CHARACTERISTICS






#### (VDD=2.4V to 3.6V,Ta=-30 to +80°C)

P A R A M E T E R		SYMBO- L	MIN.	TYP.	MAX.	CONDITION	UNIT	
Address Hold	Time	A0,CS	tAH8	10				ns
Address Set U	p Time	Terminals	tAW8	0				ns
System Cycle	WR		tCYC8 (W)	270	220			ns
Time	RD		tCYC8 (R)	350				ns
	WR,"L"	WR,RD	tCCL(W)	50				ns
Control	RD,"L"	Terminals	tCCL(R)	200				ns
Pulse Width	WR,"H"		tCCH(W)	220	160			ns
	RD,"H"		tCCH(R)	150				ns
Data Set Up Ti	me		tDS8	35				ns
Data Hold Time	e	Do to D7	tDH8	15				ns
RD Access Tin	ne	Terminals	tACC8			120	CL 100pF	ns
Output Disable Time			tOH8	0		50	CL=100pF	ns
Rise Time, Fal	l Time	CS, WR, RD, A0, D0 to D7 Terminals	tr,tf			15		ns

Note 15) All timing based on 20% and 80% of VDD voltage level.



#### - Read/Write operation sequence (68 Type MPU)



#### (VDD=2.4V to 3.6V,Ta=-30 to +80°C)


			SYMBOL	MIN.		MAX.	CONDITION	UNIT
PARAMETER			STIVIDUL	IVIIIN.	TYP.	IVIAA.	CONDITION	
Address Hold Time			tAH6	10				ns
Address Set Up Time		A0, CS, R/W	tAW6	0				ns
System Cycle	Time(W)	Terminals	tCYC6(W)	270	220			ns
System Cycle	e Time(R)		tCYC6(R)	350				ns
	Read"H"		4=\\\//	200				ns
Enable	Write"H"	E Terminal	tEWH	50				ns
Pulse Width	Read"L"		tEWL	220	160			ns
	Write"L"			150				ns
Data Set Up	Time		tDS6	35				ns
Data Hold Tir	ne	Do to D7	tDH6	15				ns
Access Time		Terminals	tACC6			200	CL 100=E	ns
Output Disable Time			tOH6	0		50	CL=100pF	ns
Rise Time, Fa	all Time	A0, CS, R/W, E, D0 to D7 Terminals	tr,tf			15		ns

Note 16) All timing are based on 20% and 80% of VDD voltage level.

Note 17) trace shows the cycle of the E signal in active  $\overline{CS}$ .



#### - Write operation sequence (Serial Interface)




#### (VDD=2.4V to 3.6V,Ta=-30 to +80°C)

PARAME	SYMBOL	MIN.	TYP.	MAX.	CONDITION	UNIT	
Serial Clock cycle		tSCYC	60				ns
SCL "H" pulse width	SCL Terminal	tSHW	30				ns
SCL "L" pulse width	lemina	tSLW	30				ns
Address Set Up Time	A0 Terminal	tSAS	25				ns
Address Hold Time	AU lenninai	tSAH	150				ns
Data Set Up Time	SI Terminal	tSDS	25				ns
Data Hold Time	Si terminar	tSDH	10				ns
	CS Terminal	tCSS	10				ns
	CS lerminal	tCSH	300				ns
Rise Time, Fall Time	S <u>CL</u> , A0, CS, SI Terminals	tr,tf			15		ns


Note 18) All timing are based on 20% and 80% of VDD voltage level.

Note 19) When inputting an instruction continuously, keep 450nS as the cycle of SCL between the instructions as follows





#### LCD DRIVING WAVEFORM








#### ■ APPLICATION CIRCUIT

MPU Interface (examples)


The **NJU6679** is connectable to 80-type MPU or 68-type. In use of Serial Interface, it is possible to be controlled by the signal line with the more small being.

\*:SEL68 terminal shall be connected to  $V_{DD}$  or  $V_{SS}$ .





#### LCD Panel Interface Example



CAUTION

The specifications on this databook are only given for information , without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.