



SANYO Semiconductors

DATA SHEET

LC7982A — CMOS IC LCD Dot Matrix Graphics Display Controller

Overview

The LC7982A is an LCD dot matrix graphics display controller IC. It stores display data sent from an 8-bit microcontroller in external display RAM and generates dot matrix LCD drive signals. Applications can select either of two modes: graphics mode, in which each bit in external RAM controls the on/off state of an individual pixel (dot) on the LCD, and character mode, in which character codes are stored in external RAM and the dot pattern is generated using the built-in character generator ROM. Thus the LC7982A can support a wide range of applications. The LC7982A is fabricated in a CMOS process, and in conjunction with a CMOS microcontroller, can implement low-power LCD display systems. This device differs from the LC7981 only in the data stored in the built-in character generator ROM.

Features

- LCD dot matrix and graphics display controller
- Display control capacity

Graphics mode	512 K dots (2 ¹⁶ bytes)
Character mode	4096 characters (2 ¹² bytes)
- Character generator ROM 7360 bits
 - European character support

Character font: 5 × 7 dots	160 characters	} 192 characters total
Character font: 5 × 11 dots	32 characters	


 (Can be expanded by up to 4 KB using external ROM.)
- Supports interfacing with 8-bit microcontrollers.
- Display duty (program selectable)
 - From static to 1/256 duty

- Extensive set of command functions
 - Scroll, cursor on/off/blink, character blinking, bit manipulation
- Display methods : Method A and method B (program selectable)
- Built-in oscillator circuit (Using an external resistor and capacitor)
- Low power
- +5V single-voltage power supply

Package Dimensions

unit: mm

3055A-QFP60C



■ Any and all SANYO Semiconductor products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO Semiconductor representative nearest you before using any SANYO Semiconductor products described or contained herein in such applications.

■ SANYO Semiconductor assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor products described or contained herein.

SANYO Semiconductor Co., Ltd.

TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

Specifications

Absolute Maximum Ratings at Ta = 25°C, GND = 0 V

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V _{DD} max		-0.3 to +7.0	V
Input voltage	V _I		-0.3 to V _{DD} +0.3	V
Output voltage	V _O		-0.3 to V _{DD} +0.3	V
Allowable power dissipation	Pd max	Ta = 75°C	200	mW
Operating temperature	Topr		-20 to +75	°C
Storage temperature	Tstg		-55 to +125	°C


Allowable Operating Ranges at Ta = -20 to +75°C, GND = 0 V

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
Supply voltage	V _{DD}		4.75		5.25	V
High-level input voltage	V _{IH1}	Input and I/O pins other than SYNC and CR.	2.2		V _{DD}	V
Low-level input voltage	V _{IL1}	Input and I/O pins other than SYNC and CR.	0		0.8	V
High-level input voltage	V _{IH2}	SYNC, CR	0.7 V _{DD}		V _{DD}	V
Low-level input voltage	V _{IL2}	SYNC, CR	0		0.3 V _{DD}	V
High-level output voltage	V _{OH1}	I _{OH} = -0.6 mA, DB0 to DB7, WE, MA0 to MA15, MD0 to MD7	2.4		V _{DD}	V
Low-level output voltage	V _{OL1}	I _{OL} = 1.6 mA, DB0 to DB7, WE, MA0 to MA15, MD0 to MD7	0		0.4	V
High-level output voltage	V _{OH2}	I _{OH} = -0.6 mA, SYNC, CPO, FLM, CL1, CL2, D1, D2, MA, MB	V _{DD} - 0.4		V _{DD}	V
Low-level output voltage	V _{OL2}	I _{OL} = 0.6 mA, SYNC, CPO, FLM, CL1, CL2, D1, D2, MA, MB	0		0.4	V
[Internal Clock Operation]						
Clock oscillator frequency	f _{OSC}	Cf = 15 pF ±5%, Rf = 39 kΩ ±2%*1	500	600	700	kHz
[External Clock Operation]						
Clock operating frequency	f _{CP}	*2			2.5	MHz
Clock duty	Duty	*3	47.5	50	52.5	%
Clock rise time	trcp	*3			50	ns
Clock fall time	tfcp	*3			50	ns

Electrical Characteristics at Ta = -20 to +75°C, GND = 0 V, V_{DD} = 5 V ±5%


Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
Input leakage current	I _{IN}	V _{IN} = 0 to V _{DD} , CS, E, RS, R/W, RES	-5		5	μA
Current drain	I _{CC1}	RC oscillator, f _{OSC} = 600 kHz		2	4	mA
	I _{CC2}	External clock, f _{CP} = 2.5 MHz		3	5	mA
Pull-up current	I _{PL}	V _{IN} = GND, DB0 to DB7, RD0 to RD7, MD0 to MD7		10	20	μA

(Note 1)




A10921

(Note 2)



A10922

(Note 3)




A10923

Cf = 15 pF ±5%
 Rf = 39 kΩ ±2%
 (When f_{OSC} = 600 kHz (typical))

$$\text{Duty} = \frac{T_h}{T_h + T_l} \times 100\%$$


Timing Characteristics

- Bus read/write operation 1
- Read cycle



A10924

Write cycle




A10925

Ta = -20 to +75°C, VDD = 5V ±5%, GND = 0 V

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
Address setup time	t _{AS}		90			ns
Address hold time	t _{AH}		10			ns
Data delay time (read)	t _{DDR}	C _L = 50 pF			140	ns
Data hold time (read)	t _{DHR}		10			ns
Data setup time (write)	t _{DSW}		220			ns
Data hold time (write)	t _{DHW}		20			ns

Note: Test waveform definition




A10926

Input pins are driven to 2.4 V and 0.45 V, and the timing is measured at 1.5 V


LC7982A

- Bus read/write operation 2
Data read cycle



A10927

- Data write cycle




A10928

Ta = -20 to +75°C, V_{DD} = 5V ±5%, GND = 0 V

Parameter	Symbol	Instruction register value	Ratings			Unit
			min	typ	max	
Read cycle time	t _{RCY}	0DH			$\frac{(HP+2) \times 10^3}{f_{osc}} + 200$	ns
Write cycle time	t _{WCY1}	0EH, 0FH			$\frac{(2HP+2) \times 10^3}{f_{osc}} + 200$	ns
Write cycle time	t _{WCY2}	0CH			$\frac{(HP+2) \times 10^3}{f_{osc}} + 200$	ns
Write cycle time	t _{WCY3}	00H, 01H, 02H, 03H, 04H, 08H, 09H, 0AH, 0BH			$\frac{2000}{f_{osc}} + 200$	ns

- Notes:
- For character display, HP is the number of dots in the horizontal direction per character, and for graphics mode, HP is the number of bits shown on the display from each byte of display data.
 - f_{osc} is the oscillator frequency, in units of MHz.
 - All measurements are made at 1.5 V.

- Parallel operation (master mode)



A10929


Ta = -20 to +75°C, V_{DD} = 5V ±5%, GND = 0 V

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
SYNC delay time	t _{DSY}				100	ns
SYNC pulse width	t _{WSY}		350			ns

- Notes:
- With no loads on any of the output pins.
 - Measurements are made at 0.5 V_{DD}.

LC7982A

• External RAM and ROM interface



A10930


Read Cycle at $T_a = -20$ to $+75^\circ\text{C}$, $V_{DD} = 5\text{ V} \pm 5\%$, $GND = 0\text{ V}$

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
MA0 to MA15 read address delay time	t_{DMAR}				95	ns
MD0 to MD7, RD0 to RD7 setup time	t_{SMDR}		105			ns

Write Cycle at $T_a = -20$ to $+75^\circ\text{C}$, $V_{DD} = 5\text{ V} \pm 5\%$, $GND = 0\text{ V}$

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
Memory address setup time	t_{SMAW}		50			ns
WE pulse width	t_{WWE}		350			ns
Memory data setup time	t_{SMDW}		250			ns
Memory address hold time	t_{HMAW}		50			ns
Memory data hold time	t_{HMDW}		50			ns

Notes: • With no loads on any of the output pins.
• All measurements are made at 1.5 V.



A10931

• Driver IC interface

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
Clock cycle time	t_{CYC}		400			ns
Clock phase difference	t_{DCL}				100	ns
Clock rise and fall times	t_{CRF}				30	ns
D1 and D2 phase difference	t_{DD}				100	ns
MA and MB phase difference	t_{DMA}				200	ns
FLM phase difference	t_{DFM}				200	ns

$T_a = -20$ to $+75^\circ\text{C}$, $V_{DD} = 5\text{ V} \pm 5\%$, $GND = 0\text{ V}$

