## SH1107

## 128 X 128 Dot Matrix OLED/PLED Segment/Common Driver with Controller

## Features

n Support maximum $128 \times 128$ dot matrix panel
n Embedded $128 \times 128$ bits SRAM
n Operating voltage:

- Logic voltage supply: VDD $=1.65 \mathrm{~V}-3.5 \mathrm{~V}$
- DC-DC voltage supply: AVDD $=2.4 \mathrm{~V}-3.5 \mathrm{~V}$
- OLED Operating voltage supply: Vpp=7.0V - 16.5 V
n Maximum segment output current: $500 \mu \mathrm{~A}$
n Maximum common sink current: 64mA
n 8 -bit 6800-series parallel interface, 8-bit 8080-series parallel interface, and 3 -wire \& 4 -wire serial peripheral interface.
n 400 KHz fast $\mathrm{I}^{2} \mathrm{C}$ bus interface
n Programmable frame frequency and multiplexing ratio
n Row re-mapping and column re-mapping
n Vertical scrolling
n On-chip oscillator
n Available internal DC-DC converter
n 256-step contrast control on monochrome passive OLED panel
n Low power consumption
- Sleep mode: $<5 \mu \mathrm{~A}$
$n$ Wide range of operating temperatures: -40 to $+85^{\circ} \mathrm{C}$
n Available in COG form.


## General Description

SH1107 is a single-chip CMOS OLED/PLED driver with controller for organic/polymer light emitting diode dot-matrix graphic display system. SH1107 consists of 128 segments, 128 commons that can support a maximum display resolution of $128 \times 128$. It is designed for Common Cathode type OLED panel.

SH1107 embeds with contrast control, display RAM oscillator and efficient DC-DC converter, which reduces the number of external components and power consumption. SH1107 is suitable for a wide range of compact portable applications, such as sub-display of mobile phone, calculator and MP3 player, etc.

## Block Diagram



Figure 1 SH1107 Block Diagram

## Pad Description

## Power Supply

| Pad NO. | Symbol | I/O |  |
| :---: | :---: | :---: | :--- |
| 34,35 | VDD | Supply | $1.65-3.5$ V Power supply for logic and input. |
| 39 | VDD | O | VDD output for pad option. |
| 16,17 | AVDD | Supply | $2.4-3.5$ V power supply for the internal buffer of the DC-DC voltage converter. |
| 25 | Vss | Supply | Ground for analog. |
| 26 | Vss | Supply | Ground for logic. |
| $2-6,27$ <br> $68-72$ | Vss | Supply | Ground for buffer. |
| 37,41 | Vss | O | Ground output for pad option. |
| 23,24 | VsL | Supply | This is a segment voltage reference pad. <br> This pad should be connected to Vss externally. |
| $28-32$ | VcL | Supply | This is a common voltage reference pad. <br> This pad should be connected to Vss externally. |
| $7-10$ <br> $21-22$ <br> $64-67$ | VPP | Supply | This is the most positive voltage supply pad of the chip. <br> It should be supplied externally. |

OLED Driver Supplies

| Pad NO. | Symbol | I/O |  |
| :---: | :---: | :---: | :--- |
| $42-43$ | IREF | O | This is a segment current reference pad. A resistor should be connected between this pad and <br> Vss. Set the current at $15.625 \mu A$. |
| $11-13$ | Vcome | O | This is a pad for the voltage output high level for common signals. <br> A capacitor should be connected between this pad and Vss. |
| 18 | VBREF | O | This is an internal voltage reference pad for booster circuit. <br> A capacitor should be connected between this pad and Vss. |
| $14-15$ | SW | O | This is an output pad driving the gate of the external NMOS of the booster circuit. |
| 19 | FB | I | This is a feedback resistor input pad for the booster circuit. <br> It is used to adjust the booster output voltage level, VPP |
| 20 | SENSE | I | This is a source current pad of the external NMOS of the booster circuit. |

System Bus Connection Pads

| Pad NO. | Symbol | I/O | Description |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 48 | CL | I/O | This pad is the system clock input. When internal clock is enabled, this pad should be Left open. The internal clock is output from this pad. When internal oscillator is disabled, this pad receives display clock signal from external clock source. |  |  |  |  |  |
| 33 | CLS | 1 | This is the internal clock enable pad. <br> CLS = " H ": Internal oscillator circuit is enabled. <br> CLS = "L": Internal oscillator circuit is disabled (require external input). <br> When CLS = " L ", an external clock source must be connected to the CL pad for normal operation. |  |  |  |  |  |
|  |  |  | These are the MPU interface mode select pads. |  |  |  |  |  |
| 36 | IM0 |  |  | 8080 | $I^{2} \mathrm{C}$ | 6800 | 4-wire SPI | 3-wire SPI |
| 38 | IM1 | 1 | IM0 | 0 | 0 | 0 | 0 | 1 |
| 40 | IM2 |  | IM1 | 1 | 1 | 0 | 0 | 0 |
|  |  |  | IM2 | 1 | 0 | 1 | 0 | 0 |
| 49 | $\overline{C S}$ | 1 | This pad is the chip select input. When $\overline{C S}=" L$ ", then the chip select becomes active, and data/command I/O is enabled. |  |  |  |  |  |
| 50 | $\overline{\mathrm{RES}}$ | 1 | This is a reset signal input pad. When $\overline{R E S}$ is set to " $L$ ", the settings are initialized. The reset operation is performed by the $\overline{R E S}$ signal level. |  |  |  |  |  |
| 51 | $\begin{gathered} \text { A0 } \\ (\mathrm{SAO}) \end{gathered}$ | 1 | This is the Data/Command control pad that determines whether the data bits are data or a command. <br> $A 0=$ " H ": the inputs at D0 to D7 are treated as display data. <br> $\mathrm{A} 0=$ "L": the inputs at D0 to D7 are transferred to the command registers. <br> In $I^{2} C$ interface, this pad serves as SA0 to distinguish the different address of OLED driver. |  |  |  |  |  |
| 52 | $\begin{gathered} \overline{\mathrm{WR}} \\ (\mathrm{R} / \overline{\mathrm{W}}) \end{gathered}$ | 1 | This is a MPU interface input pad. <br> When connected to an 8080 MPU , this is active LOW. This pad connects to the $8080 \mathrm{MPU} \overline{\mathrm{WR}}$ signal. The signals on the data bus are latched at the rising edge of the $\overline{W R}$ signal. <br> When connected to a 6800 Series MPU: This is the read/write control signal input terminal. <br> When $\mathrm{R} / \overline{\mathrm{W}}=$ "H": Read. <br> When $\mathrm{R} / \overline{\mathrm{W}}=$ "L": Write. |  |  |  |  |  |
| 53 | $\overline{\mathrm{RD}}$ <br> (E) | 1 | This is a MPU interface input pad. <br> When connected to an 8080 series MPU, it is active LOW. This pad is connected to the RD signal of the 8080 series MPU, and the data bus is in an output status when this signal is "L". When connected to a 6800 series MPU, this is active HIGH. This is used as an enable clock input of the 6800 series MPU. |  |  |  |  |  |
| 54-61 | $\begin{gathered} \text { D0 - D7 } \\ (\mathrm{SCL}) \\ (\mathrm{SI} / \mathrm{SDA}) \end{gathered}$ | $\begin{gathered} 1 / 0 \\ 1 \\ 1 / O \end{gathered}$ | This is an 8-bit bi-directional data bus that connects to an 8-bit or 16-bit standard MPU data bus. When the serial interface is selected, then D0 serves as the serial clock input pad (SCL) and D1 serves as the serial data input pad (SI). At this time, D2 to D7 are set to high impedance. When the $I^{2} \mathrm{C}$ interface is selected, then D0 serves as the serial clock input pad (SCL) and D1 serves as the serial data input pad (SDA). At this time, D2 to D7 are set to high impedance. |  |  |  |  |  |
| 47 | FRM | O | This pad is No Connection pad, Its signal varies with the frame frequency. Its voltage is equal to VDD when the last common output of every frame is active, and is equal to Vss during other time. |  |  |  |  |  |

## OLED Drive Pads

| Pad NO. | Symbol | I/O | Description |
| :---: | :---: | :---: | :--- |
| $271-334$ | SEG126,124,.....4,2,0 | O | These pads are even Segment signal output for OLED display. |
| $75-138$ | SEG1,3,.....125,127 | O | These pads are odd Segment signal output for OLED display. |
| $140-220$ <br> $223-269$ | COM127-0 | O | These pads are Common signal output for OLED display. |

## Test Pads

| Pad NO. | Symbol | I/O | Description |
| :---: | :---: | :---: | :--- |
| 44 | TEST1 | I | Test pad, internal pull low, no connection for user. |
| 45 | TEST2 | O | Test pad, no connection for user. |
| 46 | TEST3 | I | Test pad, no connection for user. |
| $1,62,63,73,74$, <br> $139,221,222$, <br> 270,335 | Dummy | - |  |

## Pad Configuration




## Chip Outline Dimensions

| Item | Pad No. | Size ( $\mu \mathrm{m}$ ) |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | X | Y |  |
| Chip boundary | - | 8256 | 732 |  |
| Chip height | All pads | 300 |  |  |
| Bump size | I/O | 95 | 40 |  |
|  | SEG | 15 | 110 |  |
|  | COM | 15 | 110 |  |
| Pad pitch | COM | 30 |  |  |
|  | SEG | 28 |  |  |
|  | Bump height | I/O | 110 |  |
|  | All pads | $9 \pm 2$ |  |  |

Alignment Mark Location
Unit: $\quad \mu \mathrm{m}$



ALK_R

## Pad Location (Total: pads)



| Pad No. | Designation | $\mathbf{X}$ | $\mathbf{Y}$ |
| :---: | :---: | :---: | :---: |
| 325 | SEG[18] | -3767 | 252 |
| 326 | SEG[16] | -3795 | 252 |
| 327 | SEG[14] | -3823 | 252 |
| 328 | SEG[12] | -3851 | 252 |
| 329 | SEG[10] | -3879 | 252 |
| 330 | SEG[8] | -3907 | 252 |
| 331 | SEG[6] | -3935 | 252 |
| 332 | SEG[4] | -3963 | 252 |
| 333 | SEG[2] | -3991 | 252 |
| 334 | SEG[0] | -4019 | 252 |

## Functional Description

## Microprocessor Interface Selection

The 8080-Parallel Interface, 6800-Parallel Interface, Serial Interface (SPI) or $I^{2}$ C Interface can be selected by different selections of IMO~2 as shown in Table 1.

Table 1

|  | Config |  |  | Data signal |  |  |  |  |  |  |  | Control signal |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Interfac | IMO | IM1 | IM2 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | E/ $\overline{\mathrm{RD}}$ | $\overline{\text { WR }}$ | $\overline{\mathrm{CS}}$ | A0 | $\overline{\mathrm{RES}}$ |
| 6800 | 0 | 0 | 1 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | E | R/W | $\overline{\mathrm{CS}}$ | A0 | $\overline{\mathrm{RES}}$ |
| 8080 | 0 | 1 | 1 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | $\overline{\mathrm{RD}}$ | $\overline{\mathrm{WR}}$ | $\overline{\mathrm{CS}}$ | A0 | $\overline{\mathrm{RES}}$ |
| 4-Wire SPI | 0 | 0 | 0 | Hz (Note1) |  |  |  |  |  | SI | SCL | $\begin{aligned} & \text { Pull High or } \\ & \text { Low } \end{aligned}$ |  | $\overline{\mathrm{CS}}$ | A0 | $\overline{\mathrm{RES}}$ |
| 3-Wire SPI | 1 | 0 | 0 | Hz (Note1) |  |  |  |  |  | SI | SCL | Pull | igh or w | $\overline{\mathrm{CS}}$ | $\begin{aligned} & \text { Pull } \\ & \text { Low } \end{aligned}$ | $\overline{R E S}$ |
| $1^{2} \mathrm{C}$ | 0 | 1 | 0 | Hz (Note1) |  |  |  |  |  | SDA | SCL | Pull | ligh or ow | $\begin{aligned} & \text { Pull } \\ & \text { Low } \\ & \hline \end{aligned}$ | SAO | $\overline{\mathrm{RES}}$ |

Note1: When Serial Interface (SPI) or I ${ }^{2}$ C Interface is selected, D7~D2 is Hz. D7~D2 is recommended to connect the VDD or VSS. It is also allowed to leave D7~D2 unconnected.

## 6800-series Parallel Interface

The parallel interface consists of 8 bi-directional data pads (D7-D0), $\overline{\mathrm{WR}}(\mathrm{R} / \overline{\mathrm{W}}), \overline{\mathrm{RD}}(\mathrm{E})$, A 0 and $\overline{\mathrm{CS}}$. When $\overline{\mathrm{WR}}(\mathrm{R} / \overline{\mathrm{W}})=$ "H", read operation from the display RAM or the status register occurs. When $\overline{W R}(R / \bar{W})=$ "L", Write operation to display data RAM or internal command registers occurs, depending on the status of A0 input. The $\overline{\mathrm{RD}}$ ( E ) input serves as data latch signal (clock) when it is "H", provided that $\overline{\mathrm{CS}}=$ " L " as shown in Table 2.

Table 2

| IM0 | IM1 | IM2 | Type | $\overline{\mathbf{C S}}$ | A0 | $\overline{\mathbf{R D}}$ | $\overline{\mathbf{W R}}$ | D0 to D7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | 6800 microprocessor bus | $\overline{\mathrm{CS}}$ | A 0 | E | $\mathrm{R} / \overline{\mathrm{W}}$ | D 0 to D 7 |

In order to match the operating frequency of display RAM with that of the microprocessor, some pipeline processing are internally performed, which require the insertion of a dummy read before the first actual display data read. This is shown in Figure 2 below.

SH1107


Figure 2

## 8080-series Parallel Interface

The parallel interface consists of 8 bi-directional data pads (D7-D0), $\overline{\mathrm{WR}}(\mathrm{R} / \overline{\mathrm{W}}), \overline{\mathrm{RD}}(\mathrm{E}), \mathrm{A} 0$ and $\overline{\mathrm{CS}}$. The $\overline{\mathrm{RD}}$ (E) input serves as data read latch signal (clock) when it is "L" provided that $\overline{C S}=$ " $L$ ". Display data or status register read is controlled by A 0 signal. The $\overline{\mathrm{WR}}(\mathrm{R} / \overline{\mathrm{W}})$ input serves as data write latch signal (clock) when it is "L" and provided that $\overline{\mathrm{CS}}=$ " L ". Display data or command register write is controlled by A0 as shown in Table 3.

Table 3

| IM0 | IM1 | IM2 | Type | $\overline{\mathbf{C S}}$ | $\mathbf{A 0}$ | $\overline{\mathbf{R D}}$ | $\overline{\mathbf{W R}}$ | D0 to D7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 1 | 8080 microprocessor bus | $\overline{\mathrm{CS}}$ | A0 | $\overline{\mathrm{RD}}$ | $\overline{\mathrm{WR}}$ | D0 to D7 |

Similar to 6800-series interface, a dummy read is also required before the first actual display data read.

## Data Bus Signals

The SH1107 identifies the data bus signal according to $A 0, \overline{R D}(E)$ and $\overline{W R}(R / \bar{W})$ signals.
Table 4

| Common | 6800 processor | $\mathbf{8 0 8 0}$ processor |  | Function |
| :---: | :---: | :---: | :---: | :--- |
| $\mathbf{A 0}$ | $\mathbf{( R / \overline { \mathbf { W } } )}$ | $\overline{\mathbf{R D}}$ | $\overline{\mathbf{W R}}$ |  |
| 1 | 1 | 0 | 1 | Reads display data. |
| 1 | 0 | 1 | 0 | Writes display data. |
| 0 | 1 | 0 | 1 | Reads status. |
| 0 | 0 | 1 | 0 | Writes control data in internal register. (Command) |

## 4 Wire Serial Interface (4-wire SPI)

The serial interface consists of serial clock SCL, serial data $\mathrm{SI}, \mathrm{AO}$ and $\overline{\mathrm{CS}}$. SI is shifted into an 8 -bit shift register on every rising edge of SCL in the order of D7, D6 ... and D0. A0 is sampled on every eighth clock and the data byte in the shift register is written to the display data RAM $(A 0=1)$ or command register $(A 0=0)$ in the same clock. See Figure 3.

## Table 5

| IM0 | IM1 | IM2 | Type | $\overline{\mathbf{C S}}$ | A0 | $\overline{\mathbf{R D}}$ | $\overline{\mathbf{W R}}$ | D0 | D1 | D2 to D7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 4-wire SPI | $\overline{\mathrm{CS}}$ | A0 | - | - | SCL | SI | $(\mathrm{Hz})$ |

Note: "-" pin must always be HIGH or LOW. D7~D2 is recommended to connect the VDD or VSS. It's also allowed to leave D7~D2 unconnected.

The serial interface is initialized when $\overline{\mathrm{CS}}$ is high. In this state, SCL clock pulse or SDI data have no effect. A falling edge on $\overline{\mathrm{CS}}$ enables the serial interface and indicates the start of data transmission. The SPI is also able to work properly when the $\overline{\mathrm{CS}}$ always keep low, but it is not recommended.


AO
Figure 3 4-wire SPI data transfer
I When the chip is not active, the shift registers and the counter are reset to their initial statuses.
I Read is not possible while in serial interface mode.
I Caution is required on the SCL signal when it comes to line-end reflections and external noise. We recommend the operation be rechecked on the actual equipment.

## 3 Wire Serial Interface (3-wire SPI)

The 3 wire serial interface consists of serial clock SCL, serial data SI, and $\overline{\mathrm{CS}}$. SI is shifted into a 9-bit shift register on every rising edge of SCL in the order of $\mathrm{D} / \overline{\mathrm{C}}, \mathrm{D} 7, \mathrm{D} 6 \ldots \mathrm{D} 0$. The $\mathrm{D} / \overline{\mathrm{C}}$ bit (first of the 9 bit) will determine the transferred data is written to the display data RAM ( $D / \overline{\mathrm{C}}=1$ ) or command register ( $\mathrm{D} / \overline{\mathrm{C}}=0$ ). See Figure 4.

Table 6

| IM0 | IM1 | IM2 | Type | $\overline{\mathbf{C S}}$ | A0 | $\overline{\mathbf{R D}}$ | $\overline{\text { WR }}$ | D0 | D1 | D2 to D7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 0 | 3-wire SPI | $\overline{\mathrm{CS}}$ | Pull Low | - | - | SCL | SI | $(\mathrm{Hz})$ |

Note: "-" pin must always be HIGH or LOW. D7~ D2 is recommended to connect the VDD or VSS. It is also allowed to leave D7~ D2 unconnected.

The serial interface is initialized when $\overline{\mathrm{CS}}$ is high. In this state, SCL clock pulse or SDI data have no effect. A falling edge on $\overline{\mathrm{CS}}$ enables the serial interface and indicates the start of data transmission. The SPI is also able to work properly when the $\overline{\mathrm{CS}}$ always keep low, but it is not recommended.


Figure 4 3-wire SPI data transfer
I When the chip is not active, the shift registers and the counter are reset to their initial statuses.
I Read is not possible while in serial interface mode.
I Caution is required on the SCL signal when it comes to line-end reflections and external noise. We recommend the operation be rechecked on the actual equipment.

## $I^{2} \mathrm{C}$-bus Interface

The SH1107 can transfer data via a standard $\mathrm{I}^{2} \mathrm{C}$-bus and has slave mode only in communication. The command or RAM data can be written into the chip and the status and RAM data can be read out of the chip.

## Table 7

| IM0 | IM1 | IM2 | Type | $\overline{\mathbf{C S}}$ | A0 | $\overline{\mathbf{R D}}$ | $\overline{\text { WR }}$ | D0 | D1 | D2 to D7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | I $^{2}$ C Interface | Pull Low | SA0 | - | - | SCL | SDA | $(\mathrm{Hz})$ |

Note: "-" pin must always be HIGH or LOW. D7~ D2 is recommended to connect the VDD or Vss. It is also allowed to leave D7~ D2 unconnected.
$\overline{\mathrm{CS}}$ Signal could always pull low in $I^{2} \mathrm{C}$-bus application.

## Characteristics of the $I^{2} C$-bus

The $I^{2} \mathrm{C}$-bus is for bi-directional, two-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor. Data transfer may be initiated only when the bus is not busy.
Note: The positive supply of pull-up resistor must equal to the value of Vdo.

## Bit Transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as a control signal.


Figure 5 Bit Transfer

## Start and Stop conditions

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line, while the clock is HIGH is defined as the START condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the STOP condition (P).


Figure 6 Start and Stop conditions

## System configuration

I Transmitter: The device that sends the data to the bus.
I Receiver: The device that receives the data from the bus.
I Master: The device that initiates a transfer generates clock signals and terminates a transfer.
I Slave: The device addressed by a master.
I Multi-Master: More than one master can attempt to control the bus at the same time without corrupting the message
I Arbitration: Procedure to ensure that, if more than one master simultaneously tries to control the bus, only one is allowed to do so and the message is not corrupted.
I Synchronization: Procedure to synchronize the clock signals of two or more devices.


Figure 7 System configuration

## Acknowledge

Each byte of eight bits is followed by an acknowledge bit. The acknowledge bit is a HIGH signal put on the bus by the transmitter during which time the master generates an extra acknowledge related clock pulse. A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master receiver must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges must pull-down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse (set-up and hold times must be taken into consideration). A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event the transmitter must leave the data line HIGH to enable the master to generate a stop condition.


Figure 8 Acknowledge

## Protocol

The SH 1107 supports both read and write access. The $\mathrm{R} / \overline{\mathrm{W}}$ bit is part of the slave address. Before any data is transmitted on the $I^{2} \mathrm{C}$-bus, the device that should respond is addressed first. Two 7 -bit slave addresses ( 0111100 and 0111101 ) are reserved for the SH1107. The least significant bit of the slave address is set by connecting the input SA0 to either logic 0(VSS) or 1 (VDD). The $I^{2} \mathrm{C}$-bus protocol is illustrated in Fig.7. The sequence is initiated with a START condition (S) from the $I^{2} \mathrm{C}$-bus master that is followed by the slave address. All slaves with the corresponding address acknowledge in parallel, all the others will ignore the $1^{2} \mathrm{C}$-bus transfer. After acknowledgement, one or more command words follow which define the status of the addressed slaves. A command word consists of a control byte, which defines Co and $\mathrm{D} / \overline{\mathrm{C}}$ (note1), plus a data byte (see Fig.9). The last control byte is tagged with a cleared most significant bit, the continuation bit Co. After a control byte with a cleared Co-bit, only data bytes will follow. The state of the D/ $\overline{\mathrm{C}}$-bit defines whether the data-byte is interpreted as a command or as RAM-data. The control and data bytes are also acknowledged by all addressed slaves on the bus. After the last control byte, depending on the $\mathrm{D} / \overline{\mathrm{C}}$ bit setting, either a series of display data bytes or command data bytes may follow. If the $\mathrm{D} / \overline{\mathrm{C}}$ bit was set to ' 1 ', these display bytes are stored in the display RAM at the address specified by the data pointer. The data pointer is automatically updated and the data is directed to the intended SH 1107 device. If the $\mathrm{D} / \overline{\mathrm{C}}$ bit of the last control byte was set to ' 0 ', these command bytes will be decoded and the setting of the device will be changed according to the received commands. The acknowledgement after each byte is made only by the addressed slave. At the end of the transmission the $I^{2} \mathrm{C}$-bus master issues a stop condition (P). If the $\mathrm{R} / \overline{\mathrm{W}}$ bit is set to one in the slave-address, the chip will output data immediately after the slave-address according to the $\mathrm{D} / \overline{\mathrm{C}}$ bit, which was sent during the last write access. If no acknowledge is generated by the master after a byte, the driver stops transferring data to the master.


Figure $9 \quad I^{2} C$ Protocol

## Note1:

1. $\mathrm{Co}=$ " 0 " : The last control byte, only data bytes to follow,
$\mathrm{Co}=$ " 1 " : Next two bytes are a data byte and another control byte;
2. $\mathrm{D} / \overline{\mathrm{C}}=" 0$ " : The data byte is for command operation,
$\mathrm{D} / \overline{\mathrm{C}}=$ " 1 ": The data byte is for RAM operation.

## Access to Display Data RAM and Internal Registers

This module determines whether the input data is interpreted as data or command. When $\mathrm{A} 0=$ " H ", the inputs at D 7 - D 0 are interpreted as data and be written to display RAM. When $A 0=$ " $L$ ", the inputs at D7-D0 are interpreted as command, they will be decoded and be written to the corresponding command registers.

## Display Data RAM

The Display Data RAM is a bit mapped static RAM holding the bit pattern to be displayed. The size of the RAM is 128 X 128 bits. For mechanical flexibility, re-mapping on segment and the direction of common outputs can be selected by software.

## The Page Address Circuit

As shown in Figure 10, page address of the display data RAM is specified through the Page Address Set Command. The page address must be specified again when changing pages to perform access in page addressing mode and it is incremented (+1) with each display data read/write command in vertical addressing mode.

## The Column Address Circuit

As shown in Figure 10, the display data RAM column address is specified by the Column Address Set command. The specified column address or page address (it depends on the mode of RAM addressing) is incremented (+1) with each display data read/ write command. This allows the MPU display data to be accessed continuously. Because the column address is independent of the page address, when moving, for example, from page 0 column 7 FH to page 1 column 00 H in page addressing mode, it is necessary to re-specify both the page address and the column address.

## The Display Address Circuit

The display address circuit, as shown in Figure 10, specifies the display address relating to the common output when the contents of the display data RAM are displayed. (This is the COMO output when the common output mode is normal and the COM127 output for SH1107 when the common output mode is reversed. The display area is a 128 -line area for the SH1107 from the first display address. As shown in Table 8, the common driver direction select command can be used to reverse the relationship between the display data RAM display address and the common output.

Table 8

| Common Output <br> Scan Direction | COM0 | $\ldots$ | COM127 |
| :---: | :---: | :---: | :---: |
| $\mathrm{D}=" 0$ " | $0(\mathrm{H}) \ddagger$ | Display Address | $\ddagger 7 \mathrm{~F}(\mathrm{H})$ |
| $\mathrm{D}=" 1 "$ | $7 \mathrm{~F}(\mathrm{H}) \mathrm{fl}$ | Display Address | $\mathrm{fl} 0(\mathrm{H})$ |



Figure 10 (a) RAM map example: $A D C=0(P O R)$


Figure 10 (b) RAM map example: $\mathrm{ADC}=1$ (Seg remap)

## The Oscillator Circuit

This is a RC type oscillator (Figure 11) that produces the display clock. The oscillator circuit is only enabled when CLS = " H ". When CLS = " L ", the oscillation stops and the display clock is inputted through the CL terminal.


Figure 11

## DC-DC Voltage Converter

It is a switching voltage generator circuit, designed for hand held applications. In SH1107, built-in DC-DC voltage converter accompanied with an external application circuit (shown in Figure 12) can generate a high voltage supply VPP from a low voltage supply input AVDD. VPP is the voltage supply to the OLED driver block


Figure 12
$V_{P P}=\left(1+\frac{R 1}{R 2}\right) X V_{B R E F},(R 2: 80-120 \mathrm{k} \Omega)$
Note: R4\&C5 are optional; they can increase the efficiency of inductance

## Current Control and Voltage Control

This block is used to derive the incoming power sources into different levels of internal use voltage and current. VPP and VDD are external power supplies. IREF is a reference current source for segment current drivers, it can change the brightness of the screen and the value depends on the resistance of $\mathrm{R}_{\text {ref }}$ and Vpp
When $\mathrm{Vpp}=15 \mathrm{~V}$, contrast $=0 \times f f$, the value of resistor $\mathrm{R}_{\text {ref }}$ can be found as Table 9:
Table 9

| IREF | $15.625 \mu \mathrm{~A}$ | $11.25 \mu \mathrm{~A}$ | $6.25 \mu \mathrm{~A}$ |
| :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\text {seg }}(\operatorname{Max})$ | $500 \mu \mathrm{~A}$ | $360 \mu \mathrm{~A}$ | $200 \mu \mathrm{~A}$ |
| $\mathrm{R}_{\text {ref }}$ | $750 \mathrm{~K} \Omega$ | $1 \mathrm{M} \Omega$ | $1.8 \mathrm{M} \Omega$ |

## Common Drivers/Segment Drivers

Segment drivers deliver 128 current sources to drive OLED panel. The driving current can be adjusted up to $500 \mu \mathrm{~A}$ with 256 steps. Common drivers generate voltage scanning pulses.

## Reset Circuit

When the $\overline{R E S}$ input falls to " $L$ ", these reenter their default state. The default settings are shown below:

1. Display is OFF. Common and segment are in high impedance state.
2. $128 \times 128$ Display mode.
3. Normal segment and display data mapping (SEG0 is mapped to the top line of the display).
4. Shift register data clear in serial interface.
5. Column address counter is set at 0 .
6. Contrast control register is set at 80 H .
7. Normal common scan direction
8. Internal DC-DC is selected.

## Commands

The SH1107 uses a combination of $\mathrm{A} 0, \overline{\mathrm{RD}}(\mathrm{E})$ and $\overline{\mathrm{WR}}(\mathrm{R} / \overline{\mathrm{W}})$ signals to identify data bus signals. As the chip analyzes and executes each command using internal timing clock only regardless of external clock, its processing speed is very high and its busy check is usually not required. The 8080 series microprocessor interface enters a read status when a low pulse is input to the $\overline{\mathrm{RD}}$ pad and a write status when a low pulse is input to the $\overline{\mathrm{WR}}$ pad. The 6800 series microprocessor interface enters a read status when a high pulse is input to the $\mathrm{R} / \overline{\mathrm{W}}$ pad and a write status when a low pulse is input to this pad. When a high pulse is input to the E pad, the command is activated. (For timing, see AC Characteristics.). Accordingly, in the command explanation and command table, $\overline{\mathrm{RD}}(\mathrm{E})$ becomes $1(\mathrm{HIGH})$ when the 6800 series microprocessor interface reads status of display data. This is an only different point from the 8080 series microprocessor interface.
Taking the 8080 series, microprocessor interface as an example command will explain below. When the serial interface is selected, input data starting from D7 in sequence.

## Command Set

## 1. Set Lower Column Address: (00H-0FH)

## 2. Set Higher Column Address: ( $\mathbf{1 0 H} \mathbf{- 1 7 H}$ )

Specify column address of display RAM. Divide the column address into 4 higher bits and 4 lower bits. Set each of them into successions. When the microprocessor repeats to access to the display RAM, the column address counter is incremented during each access until address 127 is accessed (In page addressing mode). The page address is not changed during this time.

| A0 | $\overline{\mathrm{RD}}(\mathrm{E})$ | $\overline{\mathrm{WR}}$ <br> $(\mathrm{R} / \overline{\mathrm{W}})$ | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| High bits | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | A 6 | A 5 | A 4 |
| Low bits | 0 | 1 | 0 | 0 | 0 | 0 | 0 | $A 3$ | A2 | A 1 | A 0 |


| A6 | A5 | A4 | A3 | A2 | A1 | A0 | Display address |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | $0(P O R)$ |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| $\quad$ |  |  |  |  |  |  |  |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | $:$ |

Note: Don't use any commands not mentioned above.

SH1107

## 3. Set Memory addressing mode ( $20 \mathrm{H}-\mathbf{2 1 H}$ )

There are two different memory addressing modes in SH1107: page addressing mode and vertical addressing mode. This command sets the way of memory addressing into one of the above two modes, "COL" means column.

| A 0 | $\overline{\mathrm{RD}}(\mathrm{E})$ | $\overline{\mathrm{WR}}(\mathrm{R} / \overline{\mathrm{W}})$ | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | D |

n Page addressing mode (20H) (POR)
In page addressing mode, after the display RAM is read/ written, the column address is increased automatically by 1 . If the column address reaches column end address, the column address is reset to column start address and page address is not changed. Users have to set the new page and column addresses in order to access the next page RAM content. When the Segment is remapped, the direction of both page and byte are reversed. The sequence of movement of the page and column address for page addressing mode is shown in Figure 13-1 and Figure 13-2.


Figure13-1(a)


Figure13-1(b)
Figure13-1 page addressing mode (Seg remap=0)


Figure13-2 page addressing mode (Seg remap=1)
$\mathrm{n} \quad$ Vertical addressing mode: (21H)
In vertical addressing mode, after the display RAM is read/ written, the page address is increased automatically by 1 . If the page address reaches the page end address, the page address is reset to page start address and column address is not changed. Users have to set the new page and column addresses in order to access the next column. When the Segment is remapped, the direction of both page and byte are reversed. The sequence of movement of the page and column address for vertical addressing mode is shown in Figure 13-3 and Figure 13-4.


Figure 13-3 (a)


Figure13-3 (b)
Figure 13-3 Vertical addressing mode (Seg remap=0)


Figure13-4 (a)


Figure13-4 (b)
13-4 Vertical addressing mode (Seg remap=1)

## 4. Set Contrast Control Register: (Double Bytes Command)

This command is to set contrast setting of the display. The chip has 256 contrast steps from 00 to FF. The segment output current increases as the contrast step value increases.

Segment output current setting: ISEG $=\alpha / 256$ X IREF X scale factor
Where: $\alpha$ is contrast step; IREF is reference current equals $15.625 \mu \mathrm{~A}$; Scale factor $=32$
n The Contrast Control Mode Set: (81H)
When this command is input, the contrast data register set command becomes enabled. Once the contrast control mode has been set, no other command except for the contrast data register command can be used. Once the contrast data set command has been used to set data into the register, then the contrast control mode is released.

| A 0 | $\overline{\mathrm{RD}}(\mathrm{E})$ | $\overline{\mathrm{WR}}(\mathrm{R} / \overline{\mathrm{W}})$ | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |

n Contrast Data Register Set: ( 00 H - FFH)
By using this command to set eight bits of data to the contrast data register; the OLED segment output assumes one of the 256 current levels.
When this command is input, the contrast control mode is released after the contrast data register has been set.

| A0 | E <br> $(\overline{\mathrm{RD}})$ | $\mathrm{R} / \overline{\mathrm{W}}$ <br> $(\overline{\mathrm{WR}})$ | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 | IsEG |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Small |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |  |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |  |
| 0 | 1 | 0 |  |  |  |  | $:$ |  |  |  | $:$ |
| 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | POR |
| 0 | 1 | 0 |  |  |  |  | $:$ |  |  |  | $:$ |
| 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |  |
| 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | Large |

## 5. Set Segment Re-map: (AOH - A1H)

Change the relationship between RAM page address and segment driver. The order of segment driver output pads can be reversed by software. This allows flexible IC layout during OLED module assembly. For details, refer to the page address section of Figure 10. When display data is written or read, the column address or page address (depends on the memory addressing mode) is incremented by 1 as shown in Figure 2.

| A 0 | $\overline{\mathrm{RD}}(\mathrm{E})$ | $\overline{\mathrm{WR}}(\mathrm{R} / \overline{\mathrm{W}})$ | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | ADC |

When ADC = "L", the down rotates (normal direction). (POR)
When ADC = " H ", the up rotates (reverse direction).
The display examples of Segment Re-map command are showed in Figure 14


Figure 14 the display example of Set Segment Re-map and common scan direction command

## 6. Set Multiplex Ration: (Double Bytes Command)

This command switches default 128 multiplex modes to any multiplex ratio from 1 to 128 . The output pads COM0-COM127 will be switched to corresponding common signal.
n Multiplex Ration Mode Set: (A8H)

| A 0 | $\overline{\mathrm{RD}}(\mathrm{E})$ | $\overline{\mathrm{WR}}(\mathrm{R} / \overline{\mathrm{W}})$ | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 |

n Multiplex Ration Data Set: (00H-7FH)

| A 0 | $\overline{\mathrm{RD}}(\mathrm{E})$ | $\overline{\mathrm{WR}}(\mathrm{R} / \overline{\mathrm{W}})$ | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 | Multiplex Ratio |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | $*$ | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| 0 | 1 | 0 | $*$ | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 2 |
| 0 | 1 | 0 | $*$ | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 3 |
| 0 | 1 | 0 |  |  |  |  | $:$ |  |  |  | $:$ |
| 0 | 1 | 0 | $*$ | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 127 |
| 0 | 1 | 0 | $*$ | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 128 (POR) |

## 7. Set Entire Display OFF/ON: (A4H - A5H)

Forcibly turns the entire display on regardless of the contents of the display data RAM. At this time, the contents of the display data RAM are held.
This command has priority over the normal/reverse display command.

| A 0 | $\overline{\mathrm{RD}}(\mathrm{E})$ | $\overline{\mathrm{WR}}(\mathrm{R} / \overline{\mathrm{W}})$ | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | D |

When $\mathrm{D}=$ " L ", the normal display status is provided. (POR)
When $\mathrm{D}=$ " H ", the entire display ON status is provided.

## 8. Set Normal/Reverse Display: (A6H-A7H)

Reverse the display ON/OFF status without rewriting the contents of the display data RAM.

| A 0 | $\overline{\mathrm{RD}}(\mathrm{E})$ | $\overline{\mathrm{WR}}(\mathrm{R} / \overline{\mathrm{W}})$ | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | D |

When $\mathrm{D}=$ " L ", the RAM data is high, being OLED ON potential (normal display). (POR)
When $\mathrm{D}=$ " H ", the RAM data is low, being OLED ON potential (reverse display)
The display example of Entire display off/on and normal/reverse command are showed in Figure 15


Figure 15: display example of entire display on and normal/reverse

## 9. Set Display Offset: (Double Bytes Command)

This is a double byte command. The next command specifies the mapping of display start line to one of COMO-127. For example, if COM0 is the display start line, the value is 00 H ; while if COM16 is the display start line, then the value should be 10 H .
Display Offset Mode Set: (D3H)

| A 0 | $\overline{\mathrm{RD}}(\mathrm{E})$ | $\overline{\mathrm{WR}}(\mathrm{R} / \overline{\mathrm{W}})$ | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 |

n Display Offset Data Set: ( 00 H - 7FH)

| A 0 | $\overline{\mathrm{RD}}(\mathrm{E})$ | $\overline{\mathrm{WR}}(\mathrm{R} / \overline{\mathrm{W}})$ | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 | COMx |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | $*$ | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 (POR) |
| 0 | 1 | 0 | $*$ | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | $*$ | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 2 |
| 0 | 1 | 0 |  |  |  |  | $\vdots$ |  |  |  | $\vdots$ |
| 0 | 1 | 0 | $*$ | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 126 |
| 0 | 1 | 0 | $*$ | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 127 |

Note: "*" stands for "Don't care"

## 10. Set DC-DC Setting: (Double Bytes Command)

This command is to control the DC-DC voltage converter status and the switch frequency. Issuing this command then display ON command will turn on the converter. The panel display must be off while issuing this command.
n DC-DC Control Mode Set: (ADH)

| A 0 | $\overline{\mathrm{RD}}(\mathrm{E})$ | $\overline{\mathrm{WR}}(\mathrm{R} / \overline{\mathrm{W}})$ | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 1 |

n DC-DC ON/OFF Mode Set: (8AH-8BH)

| A 0 | $\overline{\mathrm{RD}}(\mathrm{E})$ | $\overline{\mathrm{WR}}(\mathrm{R} / \overline{\mathrm{W}})$ | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 0 | 0 | 0 | F 2 | F 1 | F 0 | D |

When $D=$ " $L$ ", $D C-D C$ is disable.
When $\mathrm{D}=$ " H ", DC -DC will be turned on when display on. (POR)

| DC-DC STATUS | DISPLAY ON/OFF STATUS | Description |
| :---: | :---: | :---: |
| 0 | 0 | Sleep mode |
| 0 | 1 | External VPP must be used. |
| 1 | 0 | Sleep mode |
| 1 | 1 | Built-in DC-DC is used, |


| F2 | F1 | F0 | Switch Frequency |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0.6 SF (POR) |
| 0 | 0 | 1 | $0.7 S F$ |
| 0 | 1 | 0 | $0.8 S F$ |
| 0 | 1 | 1 | 0.9 SF |
| 1 | 0 | 0 | 1.0 SF |
| 1 | 0 | 1 | 1.1 SF |
| 1 | 1 | 0 | 1.2 SF |
| 1 | 1 | 1 | 1.3 SF |

$500 \mathrm{KHz}-25 \%<\mathrm{SF}<500 \mathrm{KHz}+35 \%$

## 11. Display OFF/ON: (AEH - AFH)

Alternatively turns the display on and off.

| A 0 | $\overline{\mathrm{RD}}(\mathrm{E})$ | $\overline{\mathrm{WR}}(\mathrm{R} / \overline{\mathrm{W}})$ | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | D |

When $\mathrm{D}=$ " "L", Display OFF OLED. (POR)
When $\mathrm{D}=$ " H ", Display ON OLED.
When the display OFF command is executed, power saver mode will be entered.
Sleep mode:
This mode stops every operation of the OLED display system, and can reduce current consumption nearly to a static current value if no access is made from the microprocessor. The internal status in the sleep mode is as follows:
(1) Stops the oscillator circuit and DC-DC circuit.
(2) Stops the OLED drive and outputs Hz as the segment/common driver output.
(3) Holds the display data and operation mode provided before the start of the sleep mode.
(4) The MPU can access to the built-in display RAM.

## 12. Set Page Address: (BOH - BFH)

Specify page address to load display RAM data to page address register. Any RAM data bit can be accessed when its page address and column address are specified. The display remains unchanged even when the page address is changed.

| A 0 | $\overline{\mathrm{RD}}(\mathrm{E})$ | $\overline{\mathrm{WR}}(\mathrm{R} / \overline{\mathrm{W}})$ | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 0 | 1 | 1 | A 3 | A 2 | A 1 | A 0 |


| A3 | A2 | A1 | A0 | Page Address |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0(POR) |
| 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 1 | 0 | 2 |
| . | . | . | . | . |
| . | . | . | . | . |
| . | . | . | . | . |
| 1 | 1 | 0 | 1 | 13 |
| 1 | 1 | 1 | 0 | 14 |
| 1 | 1 | 1 | 1 | 15 |

Note: Don't use any commands not mentioned above for user.

## 13. Set Common Output Scan Direction: (COH - C8H)

This command sets the scan direction of the common output allowing layout flexibility in OLED module design. In addition, the display will have immediate effect once this command is issued. That is, if this command is sent during normal display, the graphic display will be vertically flipped.

| A 0 | $\overline{\mathrm{RD}}(\mathrm{E})$ | $\overline{\mathrm{WR}}(\mathrm{R} / \overline{\mathrm{W}})$ | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 1 | 0 | 0 | D | ${ }^{*}$ | ${ }^{*}$ | ${ }^{*}$ |

When $D=$ " $\mathrm{L} "$ ", Scan from COM0 to COM [N-1]. (POR)
When $\mathrm{D}=$ " H ", Scan from COM [ $\mathrm{N}-1$ ] to COMO.

## 14. Set Display Clock Divide Ratio/Oscillator Frequency: (Double Bytes Command)

This command is used to set the frequency of the internal display clocks (DCLKs). It is defined as the divide ratio (Value from 1 to 16 ) used to divide the oscillator frequency. POR is 1 . Frame frequency is determined by divide ratio, number of display clocks per row and oscillator frequency.
n Divide Ratio/Oscillator Frequency Mode Set: (D5H)

| A 0 | $\overline{\mathrm{RD}}(\mathrm{E})$ | $\overline{\mathrm{WR}}(\mathrm{R} / \overline{\mathrm{W}})$ | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |

n Divide Ratio/Oscillator Frequency Data Set: ( 00 H - FFH)

| A 0 | $\frac{\mathrm{E}}{\mathrm{RD}}$ | $\mathrm{R} / \overline{\mathrm{W}}$ <br> $\overline{\mathrm{WR}}$ | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | A 7 | A 6 | A 5 | A 4 | A 3 | A 2 | A 1 | A 0 |

A3 - A0 defines the divide ration of the display clocks (DCLK). Divide Ration $=A[3: 0]+1$.

| А3 | A2 | A1 | Ao | Divide Ration |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 1 (POR) |
|  |  | : |  | : |
| 1 | 1 | 1 | 1 | 16 |

A7 - A4 sets the oscillator frequency. Oscillator frequency increases with the value of $A[7: 4]$ and vice versa.

| A7 | A6 | A5 | A4 | Oscillator Frequency of <br> fosc |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | $-25 \%$ |
| 0 | 0 | 0 | 1 | $-20 \%$ |
| 0 | 0 | 1 | 0 | $-15 \%$ |
| 0 | 0 | 1 | 1 | $-10 \%$ |
| 0 | 1 | 0 | 0 | $-5 \%$ |
| 0 | 1 | 0 | 1 | fosc (POR) |
| 0 | 1 | 1 | 0 | $+5 \%$ |
| 0 | 1 | 1 | 1 | $+10 \%$ |
| 1 | 0 | 0 | 0 | $+15 \%$ |
| 1 | 0 | 0 | 1 | $+20 \%$ |
| 1 | 0 | 1 | 0 | $+25 \%$ |
| 1 | 0 | 1 | 1 | $+30 \%$ |
| 1 | 1 | 0 | 0 | $+35 \%$ |
| 1 | 1 | 0 | 1 | $+40 \%$ |
| 1 | 1 | 1 | 0 | $+45 \%$ |
| 1 | 1 | 1 | 1 | $+50 \%$ |

## 15. Set Dis-charge/Pre-charge Period: (Double Bytes Command)

This command is used to set the duration of the pre-charge period. The interval is counted in number of DCLK. POR is 2 DCLKs.
n Pre-charge Period Mode Set: (D9H)

| A 0 | $\overline{\mathrm{RD}}(\mathrm{E})$ | $\overline{\mathrm{WR}}(\mathrm{R} / \overline{\mathrm{W}})$ | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 1 |

n Dis-charge/Pre-charge Period Data Set: ( 00 H - FFH)

| A 0 | $\overline{\mathrm{RD}}(\mathrm{E})$ | $\overline{\mathrm{WR}}(\mathrm{R} / \overline{\mathrm{W}})$ | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | A 7 | A 6 | A 5 | A 4 | A 3 | A 2 | A 1 | A 0 |

Pre-charge Period Adjust: (A3-A0)

| $\mathrm{A}_{3}$ | A 2 | $\mathrm{~A}_{1}$ | A0 | Pre-charge Period |
| :---: | :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | 0 | Note |
| 0 | 0 | 0 | 1 | 1 DCLKs |
| 0 | 0 | 1 | 0 | 2 DCLKs (POR) |
|  |  | $:$ |  | $:$ |
| 1 | 1 | 1 | 0 | 14 DCLKs |
| 1 | 1 | 1 | 1 | 15 DCLKs |

Dis-charge Period Adjust: (A7 - A4)

| A7 | A6 | A5 | A4 | Dis-charge Period |
| :---: | :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | 0 | INVALID |
| 0 | 0 | 0 | 1 | 1 DCLKs |
| 0 | 0 | 1 | 0 | 2 DCLKs (POR) |
|  |  | $:$ |  | $:$ |
| 1 | 1 | 1 | 0 | 14 DCLKs |
| 1 | 1 | 1 | 1 | 15 DCLKs |

## Note:

When set $A[3: 0]=0$, the period for display will increase 2 DCLKs. And there is no pre-charge period so that it will save power consumption.

## 16. Set VCOM Deselect Level: (Double Bytes Command)

This command is to set the common pad output voltage level at deselect stage.
n VCOM Deselect Level Mode Set: (DBH)

| A 0 | $\overline{\mathrm{RD}}(\mathrm{E})$ | $\overline{\mathrm{WR}}(\mathrm{R} / \overline{\mathrm{W}})$ | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 1 |

n VCOM Deselect Level Data Set: (00H - FFH)

| A 0 | $\overline{\mathrm{RD}}(\mathrm{E})$ | $\overline{\mathrm{WR}}(\mathrm{R} / \overline{\mathrm{W}})$ | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | A 7 | A 6 | A 5 | A 4 | A 3 | A 2 | A 1 | A 0 |

Vcomh $=\beta_{1} X$ Vref $=(0.430+A[7: 0] \times 0.006415) \times$ Vref

| $\mathrm{A}[7: 0]$ | $\beta_{1}$ | $\mathrm{~A}[7: 0]$ | $\beta_{1}$ |
| :---: | :---: | :---: | :---: |
| 00 H | 0.430 | 20 H | 0.635 |
| 01 H | 0.436 | 21 H | 0.642 |
| 02 H | 0.442 | 22 H | 0.648 |
| 03 H | 0.449 | 23 H | 0.654 |
| 04 H | 0.456 | 24 H | 0.661 |
| 05 H | 0.462 | 25 H | 0.667 |
| 06 H | 0.468 | 26 H | 0.674 |
| 07 H | 0.475 | 27 H | 0.680 |
| 08 H | 0.481 | 28 H | 0.687 |
| 09 H | 0.488 | 29 H | 0.693 |
| 0 AH | 0.494 | 2 AH | 0.699 |
| 0 BH | 0.501 | 2 BH | 0.706 |
| 0 CH | 0.507 | 2 CH | 0.712 |
| 0 DH | 0.513 | 2 DH | 0.719 |
| 0 EH | 0.520 | 2 EH | 0.725 |
| 0 FH | 0.526 | 2 FH | 0.731 |
| 10 H | 0.533 | 30 H | 0.738 |
| 11 H | 0.539 | 31 H | 0.744 |
| 12 H | 0.525 | 32 H | 0.751 |
| 13 H | 0.552 | 33 H | 0.757 |
| 14 H | 0.558 | 34 H | 0.764 |
| 15 H | 0.565 | 35 H | $0.770(\mathrm{POR})$ |
| 16 H | 0.571 | 36 H | 0.776 |
| 17 H | 0.578 | 37 H | 0.783 |
| 18 H | 0.584 | 38 H | 0.789 |
| 19 H | 0.590 | 39 H | 0.796 |
| 1 AH | 0.596 | $3 A \mathrm{H}$ | 0.802 |
| 1 BH | 0.603 | 3 BH | 0.808 |
| 1 CH | 0.610 | 3 CH | 0.815 |
| 1 DH | 0.616 | 3 DH | 0.821 |
| 1 EH | 0.622 | 3 EH | 0.828 |
| 1 FH | 0.629 | 3 FH | 0.834 |
| $40 \mathrm{H}-\mathrm{FFH}$ | 1 |  |  |
|  |  |  |  |

15.-16. Blank

## 17. Set Display Start Line: (Double Bytes Command)

Specify Column address to determine the initial display line or COMO. The RAM display data becomes the top line of OLED screen. It is followed by the higher number of lines in ascending order, corresponding to the duty cycle. When this command changes the Column address, the smooth scrolling or page change takes place.
n The Display Start line Mode Set: (DCH)

| A 0 | $\overline{\mathrm{RD}}(\mathrm{E})$ | $\overline{\mathrm{WR}}(\mathrm{R} / \overline{\mathrm{W}})$ | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 0 |

n The Display Start line Register Set: ( $00 \mathrm{H}-7 \mathrm{FH}$ )

| A 0 | $\overline{\mathrm{RD}}(\mathrm{E})$ | $\overline{\mathrm{WR}}(\mathrm{R} / \overline{\mathrm{W}})$ | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 | Column address |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | $*$ | 0 | 0 | 0 | 0 | 0 | 0 | 0 | $0(\mathrm{POR})$ |
| 0 | 1 | 0 | $*$ | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | $*$ | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 2 |
| 0 | 1 | 0 | $*$ |  |  |  | $:$ |  |  |  | $:$ |
| 0 | 1 | 0 | $*$ |  |  |  |  |  |  |  |  |
| 0 | 1 | 0 | $*$ |  |  |  | $:$ |  |  |  | $:$ |
| 0 | 1 | 0 | $*$ | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 7 E |
| 0 | 1 | 0 | $*$ | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 7 F |

## 18. Read-Modify-Write: (EOH)

A pair of Read-Modify-Write and End commands must always be used. In page addressing mode, once read-modify-write is issued, column address is not incremental by read display data command but incremental by write display data command only. In vertical addressing mode, once read-modify-write is issued, page address is not incremental by read display data command but incremental by write display data command only. It continues until End command is issued. When the End is issued, column address or page address (it depends on the addressing mode) returns to the address when read-modify-write is issued. This can reduce the microprocessor load when data of a specific display area is repeatedly changed during cursor blinking or others.

| A 0 | $\overline{\mathrm{RD}}(\mathrm{E})$ | $\overline{\mathrm{WR}}(\mathrm{R} / \overline{\mathrm{W}})$ | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |

Cursor display sequence:


Figure 16

## 19. End: (EEH)

Cancel Read-Modify-Write mode and return column address or page address (it depends on the RAM addressing mode) to the original address (when Read-Modify-Write is issued.)

| A 0 | $\overline{\mathrm{RD}}(\mathrm{E})$ | $\overline{\mathrm{WR}}(\mathrm{R} / \overline{\mathrm{W}})$ | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 |



Figure 17

## 20. NOP: (E3H)

No Operation Command.

| A 0 | $\overline{\mathrm{RD}}(\mathrm{E})$ | $\overline{\mathrm{WR}}(\mathrm{R} / \overline{\mathrm{W}})$ | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 |

## 21. Write Display Data

Write 8 -bit data in display RAM. As the column address is incremental by 1 automatically after each write, the microprocessor can continue to write data of multiple words.

| A 0 | $\overline{\mathrm{RD}}(\mathrm{E})$ | $\overline{\mathrm{WR}}(\mathrm{R} / \overline{\mathrm{W}})$ | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 0 | Write RAM data |  |  |  |  |  |  |  |

## 22. Read ID

| A 0 | $\overline{\mathrm{RD}}(\mathrm{E})$ | $\overline{\mathrm{WR}}(\mathrm{R} / \overline{\mathrm{W}})$ | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | BUSY | ON/OFF | ID |  |  |  |  |  |

BUSY: When high, the SH1107 is busy due to internal operation or reset. Any command is rejected until BUSY goes low. The busy check is not required if enough time is provided for each cycle.
ON/OFF: Indicates whether the display is on or off. When it goes low, the display turns on. When it goes high, the display turns off. This is the opposite of Display ON/OFF command.
ID : $\quad$ These bits contain the information of the chip. They output bits 000111 (it means 07).

## 23. Read Display Data

Read 8-bit data from display RAM area specified by column address and page address. As the column address or page address (depends on the mode of memory addressing) is increment by 1 automatically after each write, the microprocessor can continue to read data of multiple words. A single dummy read is required immediately after column address being setup. Refer to the display RAM section of FUNCTIONAL DESCRIPTION for details. Note that no display data can be read via the serial interface.

| A 0 | $\overline{\mathrm{RD}}(\mathrm{E})$ | $\overline{\mathrm{WR}}(\mathrm{R} / \overline{\mathrm{W}})$ | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 1 | Read RAM data |  |  |  |  |  |  |  |

## Command Table

| Command | Code |  |  |  |  |  |  |  |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | A0 | $\overline{\mathrm{RD}}$ | $\overline{W R}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |
| 1. Set Column Address 4 lower bits | 0 | 1 | 0 | 0 | 0 | 0 | 0 | Lower column address |  |  |  | Sets 4 lower bits of column address of display RAM in register. ( $\mathrm{POR}=00 \mathrm{H}$ ) |
| 2. Set Column Address 4 higher bits | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | Higher column address |  |  | Sets 4 higher bits of column address of display RAM in register. (POR = 10H) |
| 3.Set memory addressing mode | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | D | D = 1, Vertical Addressing Mode D = 0, Page Addressing Mode (POR=20H) |
| 4. The Contrast Control Mode Set Contrast Data Register Set | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | This command is to set Contrast Setting of the display. The chip has 256 contrast steps from 00 to FF. (POR = 80H) |
|  | 0 | 1 | 0 | Contrast Data |  |  |  |  |  |  |  |  |
| 5. Set Segment Re-map (ADC) | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | ADC | The down (0) or up (1) rotation. $(\mathrm{POR}=\mathrm{AOH})$ |
| 6. Set Multiplex Ration | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | This command switches multiplex mode to any multiplex ratio from 1 to 128.$(\mathrm{POR}=7 \mathrm{FH})$ |
|  | 0 | 1 | 0 | - | Multiplex Ratio |  |  |  |  |  |  |  |
| 7. Set Entire Display OFF/ON | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | D | Selects normal display (0) or Entire Display ON (1). (POR = A4H) |
| 8. Set Normal/ Reverse Display | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | D | Normal indication (0) when low, but reverse indication (1) when high. $(\mathrm{POR}=\mathrm{A} 6 \mathrm{H})$ |
| 9. Set display offset | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | This is a double byte command that specifies the mapping of display start line to one of COMO-127. (POR $=00 \mathrm{H}$ ) |
|  | 0 | 1 | 0 | - | COMx |  |  |  |  |  |  |  |
| 10. DC-DC Control Mode Set DC-DC Setting Mode Set | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | This command is to control the DC-DC voltage DC-DC will be turned on when display on converter (1) or DC-DC OFF (0). $(\mathrm{POR}=81 \mathrm{H})$ |
|  | 0 | 1 | 0 | 1 | 0 | 0 | 0 | F2 | F1 | F0 | D |  |

SH1107
Command Table (Continued)

| Command | Code |  |  |  |  |  |  |  |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | A0 | $\overline{\mathbf{R D}}$ | $\overline{W R}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |
| 11. Display OFF/ON | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | D | Turns on OLED panel (1) or turns off ( 0 ). ( $\mathrm{POR}=\mathrm{AEH}$ ) |
| 12. Set Page Address | 0 | 1 | 0 | 1 | 0 | 1 | 1 | Page Address |  |  |  | Specifies page address to load display RAM data to page address register. (POR $=\mathrm{BOH}$ ) |
| 13 Set Common Output Scan Direction | 0 | 1 | 0 | 1 | 1 | 0 | 0 | D | * | * | * | Scan from COMO to COM [N 1] (0) or Scan from COM [N -1] to COMO (1). (POR = COH) |
| 14. Set Display Divide Ratio/Oscillator Frequency Mode Set | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | This command is used to set the frequency of the internal display clocks. $(\mathrm{POR}=50 \mathrm{H})$ |
| Divide Ratio/Oscillator Frequency Data Set | 0 | 1 | 0 | Oscillator Frequency |  |  |  | Divide Ratio |  |  |  |  |
| 15. Dis-charge / <br> Pre-charge Period Mode Set <br> Dis-charge <br> /Pre-charge Period <br> Data Set | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | This command is used to set the duration of the dis-charge and pre-charge period. $(\mathrm{POR}=22 \mathrm{H})$ |
|  | 0 | 1 | 0 | Dis-charge Period |  |  |  | Pre-charge Period |  |  |  |  |
| 16. VCOM Deselect Level Mode Set VCOM Deselect Level Data Set | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | This command is to set the common pad output voltage level at deselect stage.$(\mathrm{POR}=35 \mathrm{H})$ |
|  | 0 | 1 | 0 | $\mathrm{VCOM}=\left(\beta_{1} \mathrm{X}\right.$ Vref $)$ |  |  |  |  |  |  |  |  |
| 17. Set Display Start Line | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | Specify RAM display line for COMO. |
|  | 0 | 1 | 0 | Start line |  |  |  |  |  |  |  |  |
| 18. Read-Modify-Write | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | Read-Modify-Write start. |
| 19. End | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | Read-Modify-Write end. |
| 20. NOP | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | Non-Operation Command |
| 21 Write Display Data | 1 | 1 | 0 | Write RAM data |  |  |  |  |  |  |  |  |
| 22 Read ID | 0 | 0 | 1 | BUSY | $\begin{aligned} & \text { ON/ } \\ & \text { OFF } \end{aligned}$ | ID |  |  |  |  |  |  |
| 23. Read Display Data | 1 | 0 | 1 | Read RAM data |  |  |  |  |  |  |  |  |

Note: Do not use any other command, or the system malfunction may result.

## 1. Power On/Off and Initialization

1.1. Built-in DC-DC pump power is being used immediately after turning on the power:


Power on sequence:


### 1.2. External power is being used immediately after turning on the power:



## Power on sequence:



### 1.3 Power Off



Power off sequence:


Note: There will be no damages to the display module if the power sequences are not met.

## Absolute Maximum Rating*

| Supply Voltage (VDD) | 3.6 V |
| :---: | :---: |
| DC Supply Voltage (VPP) | -0.3 V to +17 V |
| Input Voltage | -0.3V to VdD + 0.3V |
| Operating Ambient Temperature | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Stora | -55 |

## *Comments

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to this device. These are stress ratings only. Functional operation of this device under these or any other conditions above those indicated in the operational sections of this specification is not implied or intended. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

Electrical Characteristics
DC Characteristics (VSS = 0V, VDD $=1.65-3.5 \mathrm{~V}$ AVDD $=2.4-3.5 \mathrm{~V}, \mathrm{TA}=+25^{\circ} \mathrm{C}$, unless otherwise specified)

| Symbol | Parameter | Min. | Typ. | Max. | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Vdd | Operating voltage | 1.65 | - | 3.5 | V |  |
| AVdd | DC-DC voltage | 2.4 | 3.0 | 3.5 | V |  |
| VPP | OLED Operating voltage | 7 | 15 | 16.5 | V |  |
| Vbref | Internal voltage reference | 1.15 | 1.20 | 1.25 | V |  |
| IDD1 | Dynamic current consumption 1 (in Vdd) | - | 110 | 160 | $\mu \mathrm{A}$ | VDD $=3 \mathrm{~V}$, AVDD=3V, IREF $=-15.625 \mu \mathrm{~A}$, Contrast $\alpha=$ 256, Bulid-in DC-DC OFF, Display ON, display data $=$ All ON, No panel attached. |
| IDD2 | Dynamic current consumption 2 (in AVDD) | - | 190 | 285 | $\mu \mathrm{A}$ | Vdd=3V, AVdd=3V, IREF $=-15.625 \mu \mathrm{~A}$, Contrast $\alpha=256$, Bulid-in DC-DC ON, VPP=15V, Display ON, display data $=$ All ON, No panel attached. |
| IPP | OLED dynamic current consumption | - | 1 | 1.27 | mA | VDD $=3 \mathrm{~V}, \mathrm{AVDD}=3 \mathrm{~V}, \mathrm{VPP}=15 \mathrm{~V}$, IREF $=-15.625 \mu \mathrm{~A}$, Contrast $\alpha=256$, Display ON, Display data $=$ All ON, No panel attached |
| Isp | Sleep mode current consumption in VDD \& AVDD | - | 0.01 | 5 | $\mu \mathrm{A}$ | During sleep, $\mathrm{Ta}^{\text {a }}=+25^{\circ} \mathrm{C}, \mathrm{VdD}=3 \mathrm{~V}, \mathrm{AV}$ d $=3 \mathrm{~V}$ |
|  | Sleep mode current consumption in VPP | - | 0.01 | 5 | $\mu \mathrm{A}$ | During sleep, $\mathrm{TA}^{\text {a }}=+25^{\circ} \mathrm{C}, \mathrm{VPP}=15 \mathrm{~V}$ (External ) |
| ISEG | Segment output current | - | -500 | - | $\mu \mathrm{A}$ | $\mathrm{VDD}=3 \mathrm{~V}, \mathrm{VPP}=15 \mathrm{~V}$, IREF $=-15.625 \mu \mathrm{~A}$, RLOAD $=20 \mathrm{k} \Omega$, Display ON. Contrast $\alpha=256$. |
|  |  | - | -343.75 | - | $\mu \mathrm{A}$ | VDD $=3 \mathrm{~V}, \mathrm{VPP}=15 \mathrm{~V}$, IREF $=-15.625 \mu \mathrm{~A}$, RLOAD $=20 \mathrm{k} \Omega$, Display ON. Contrast $\alpha=176$. |
|  |  | - | -187.5 | - | $\mu \mathrm{A}$ | VDD $=3 \mathrm{~V}, \mathrm{VPP}=15 \mathrm{~V}$, IREF $=-15.625 \mu \mathrm{~A}$, RLOAD $=20 \mathrm{k} \Omega$, Display ON. Contrast $\alpha=96$. |
|  |  | - | -31.25 | - | $\mu \mathrm{A}$ | VDD $=3 \mathrm{~V}, \mathrm{VPP}=15 \mathrm{~V}$, IREF $=-15.625 \mu \mathrm{~A}$, RLOAD $=20 \mathrm{k} \Omega$, Display ON. Contrast $\alpha=16$ |
| $\Delta$ ISEG1 | Segment output current uniformity | - | - | $\pm 3$ | \% | $\Delta$ ISEG1 = (ISEG - IMID)/IMID X 100\% IMID $=(\operatorname{IMAX}+\operatorname{IMIN}) / 2$ <br> IsEG [0:131] at contrast $\alpha=256$. |
| $\Delta$ ISEG2 | Adjacent segment output current uniformity | - | - | $\pm 2$ | \% | $\Delta \operatorname{ISEG} 2=(\operatorname{ISEG}[\mathrm{N}]-\operatorname{ISEG}[\mathrm{N}+1]) /(\operatorname{ISEG}[\mathrm{N}]+\operatorname{ISEG}[\mathrm{N}+1]) \mathrm{X} 100 \%$ ISEG [0:131] at contrast $\alpha=256$. |

DC Characteristics (Continued)

| Symbol | Parameter | Min. | Typ. | Max. | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Vінс | High-level input voltage | 0.8 X Vdo | - | Vdo | V | A0, D0-D7, $\overline{R D}(E), \overline{W R}(R / \bar{W}), \overline{C S}$, CLS, CL, IMO~2 and $\overline{R E S}$. |
| Vilc | Low-level input voltage | Vss | - | $0.2 \times \mathrm{VdD}$ | V |  |
| Vонс | High-level output voltage | $0.8 \times$ Vdd | - | VdD | V | $\mathrm{IOH}=-0.5 \mathrm{~mA}$ ( $\mathrm{DO} 0-\mathrm{D} 7$, and CL). |
| Volc | Low -level output voltage | Vss | - | $0.2 \times \mathrm{VdD}$ | V | $\mathrm{loL}=0.5 \mathrm{~mA}$ (D0, D2 - D7, and CL) |
| Volcs | SDA low -level output voltage | Vss | - | $0.2 \times$ VDD | V | VDD<2V lol=2mA (SDA) |
|  |  |  |  | 0.4 |  | VDD>2V IoL=3mA (SDA) |
| ILI | Input leakage current | -1.0 | - | 1.0 | $\mu \mathrm{A}$ | $\operatorname{VIN}=\operatorname{VDD}$ or $\operatorname{Vss}(A 0, \overline{R D}(E), \overline{W R}(R / \bar{W})$, $\overline{C S}, C L S, I M 0 \sim 2$ and $\overline{R E S}$ ). |
| IHz | Hz leakage current | -1.0 | - | 1.0 | $\mu \mathrm{A}$ | When the D0 - D7, and CL are in high impedance. |
| fosc | Oscillation frequency | - | 720 | - | kHz | TA $=+25^{\circ} \mathrm{C} . \mathrm{VDD}=3 \mathrm{~V}$ |
| fFRM | Frame frequency for 128 Commons | - | 104 | - | Hz | When fosc $=720 \mathrm{kHz}$, Divide ratio $=1$, common width = 54 DCLKs. |
| Ron1 | Common switch resistance | - | 15 | - | $\Omega$ | $\mathrm{V}_{\mathrm{pp}}=15 \mathrm{~V}, \mathrm{~V}$ com $=\mathrm{V}_{\text {ss }}+0.4 \mathrm{~V}$ |
| Ron2 | Common switch resistance | - | 500 | - | $\Omega$ | $\mathrm{V}_{\mathrm{pp}}=15 \mathrm{~V}, \mathrm{Vcom}=0.770 \times \mathrm{Vpp} \cdot 0.4 \mathrm{~V}$ |

## AC Characteristics

(1) System buses Read/Write characteristics 1 (For the 8080 Series Interface MPU)


| Symbol | Parameter | Min. | Typ. | Max. | Unit | Condition |
| :---: | :--- | :---: | :---: | :---: | :---: | :--- |
| tcrc8 | System cycle time | 300 | - | - | ns |  |
| tass | Address setup time | 0 | - | - | ns |  |
| taH8 | Address hold time | 0 | - | - | ns |  |
| tDs8 | Data setup time | 40 | - | - | ns |  |
| tDH8 | Data hold time | 30 | - | - | ns |  |
| tch8 | Output disable time | 10 | - | 70 | ns | $\mathrm{CL}=100 \mathrm{pF}$ |
| tacc8 | $\overline{\text { RD }}$ access time | - | - | 280 | ns | $\mathrm{CL}=100 \mathrm{pF}$ |
| tccLw | Control L pulse width (WR) | 100 | - | - | ns |  |
| tccLR | Control L pulse width (RD) | 120 | - | - | ns |  |
| tcchw | Control H pulse width (WR) | 100 | - | - | ns |  |
| tcchR | Control H pulse width (RD) | 100 | - | - | ns |  |
| tR | Rise time | - | - | 15 | ns |  |
| tF | Fall time | - | - | 15 | ns |  |


| Symb <br> ol | Parameter | Min. | Typ. | Max. | Unit | Condition |
| :---: | :--- | :---: | :---: | :---: | :---: | :--- |
| tcyc8 | System cycle time | 300 | - | - | ns |  |
| tas8 | Address setup time | 0 | - | - | ns |  |
| taH8 | Address hold time | 0 | - | - | ns |  |
| tDs8 | Data setup time | 40 | - | - | ns |  |
| tDH8 | Data hold time | 15 | - | - | ns |  |
| tch8 | Output disable time | 10 | - | 70 | ns | $\mathrm{CL}=100 \mathrm{pF}$ |
| tACC8 | $\overline{\text { RD access time }}$ | - | - | 140 | ns | $\mathrm{CL}=100 \mathrm{pF}$ |
| tccLw | Control L pulse width (WR) | 100 | - | - | ns |  |
| tccLR | Control L pulse width (RD) | 120 | - | - | ns |  |
| tcchw | Control H pulse width (WR) | 100 | - | - | ns |  |
| tcchR | Control H pulse width (RD) | 100 | - | - | ns |  |
| tR | Rise time | - | - | 15 | ns |  |
| tF | Fall time | - | - | 15 | ns |  |

(2) System buses Read/Write Characteristics 2 (For the 6800 Series Interface MPU)

$\left(\mathrm{VDD}=1.65-2.4 \mathrm{~V}, \mathrm{TA}=+25^{\circ} \mathrm{C}\right)$

| Symbol | Parameter | Min. | Typ. | Max. | Unit |  |
| :---: | :--- | :---: | :---: | :---: | :---: | :--- |
| tcyc6 | System cycle time | 300 | - | - | ns |  |
| tas6 | Address setup time | 0 | - | - | ns |  |
| taH6 | Address hold time | 0 | - | - | ns |  |
| tDS6 | Data setup time | 40 | - | - | ns |  |
| tDH6 | Data hold time | 30 | - | - | ns |  |
| toH6 | Output disable time | 10 | - | 70 | ns | $\mathrm{CL}=100 \mathrm{pF}$ |
| tacc6 | Access time | - | - | 280 | ns | $\mathrm{CL}=100 \mathrm{pF}$ |
| tewhw | Enable H pulse width (Write) | 100 | - | - | ns |  |
| tEwHR | Enable H pulse width (Read) | 120 | - | - | ns |  |
| tEwLw | Enable L pulse width (Write) | 100 | - | - | ns |  |
| tEwLR | Enable L pulse width (Read) | 100 | - | - | ns |  |
| tR | Rise time | - | - | 15 | ns |  |
| tF | Fall time | - | - | 15 | ns |  |


| $\left(\mathrm{VDD}=2.4-3.5 \mathrm{~V}, \mathrm{TA}=+25^{\circ} \mathrm{C}\right)$ |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter | Min. | Typ. | Max. | Unit |  | Condition |
| tcyc6 | System cycle time | 300 | - | - | ns |  |  |
| tAS6 | Address setup time | 0 | - | - | ns |  |  |
| tah6 | Address hold time | 0 | - | - | ns |  |  |
| tDS6 | Data setup time | 40 | - | - | ns |  |  |
| tDH6 | Data hold time | 15 | - | - | ns |  |  |
| tOH6 | Output disable time | 10 | - | 70 | ns | $C L=100 \mathrm{pF}$ |  |
| tacce | Access time | - | - | 140 | ns | $C L=100 \mathrm{pF}$ |  |
| tewhw | Enable H pulse width (Write) | 100 | - | - | ns |  |  |
| tewhr | Enable H pulse width (Read) | 120 | - | - | ns |  |  |
| tewLw | Enable L pulse width (Write) | 100 | - | - | ns |  |  |
| tewLR | Enable L pulse width (Read) | 100 | - | - | ns |  |  |
| tR | Rise time | - | - | 15 | ns |  |  |
| tF | Fall time | - | - | 15 | ns |  |  |

(3) System buses Write characteristics 3 (For 4 wire SPI)

(VDD1 $\left.=1.65-2.4 \mathrm{~V}, \mathrm{TA}=+25^{\circ} \mathrm{C}\right)$

| Symbol | Parameter | Min. | Typ. | Max. | Unit |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tscrc | Serial clock cycle | 500 | - | - | ns |  |
| tSAS | Address setup time | 300 | - | - | ns |  |
| tSAH | Address hold time | 300 | - | - | ns |  |
| tsDS | Data setup time | 200 | - | - | ns |  |
| tsDH | Data hold time | 200 | - | - | ns |  |
| tcss | $\overline{\mathrm{CS}}$ setup time | 240 | - | - | ns |  |
| tcsh | $\overline{\mathrm{CS}}$ hold time time | 120 | - | - | ns |  |
| tsHw | Serial clock H pulse width | 200 | - | - | ns |  |
| tsLw | Serial clock L pulse width | 200 | - | - | ns |  |
| tR | Rise time | - | - | 30 | ns |  |
| tF | Fall time | - | - | 30 | ns |  |

(VDD1 $\left.=2.4-3.5 \mathrm{~V}, \mathrm{TA}=+25^{\circ} \mathrm{C}\right)$

| Symbol | Parameter | Min. | Typ. | Max. | Unit |  |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| tscrc | Serial clock cycle | 250 | - | - | ns |  |
| tsAs | Address setup time | 150 | - | - | ns |  |
| tsAH | Address hold time | 150 | - | - | ns |  |
| tsDS | Data setup time | 100 | - | - | ns |  |
| tsDH | Data hold time | 100 | - | - | ns |  |
| tcss | $\overline{\text { CS }}$ setup time | 120 | - | - | ns |  |
| tcsh | $\overline{\text { CS }}$ hold time time | 60 | - | - | ns |  |
| tshw | Serial clock H pulse width | 100 | - | - | ns |  |
| tsLw | Serial clock L pulse width | 100 | - | - | ns |  |
| tR | Rise time | - | - | 15 | ns |  |
| tF | Fall time | - | - | 15 | ns |  |

(4) System buses Write characteristics 4(For 3 wire SPI)

(VDD1 $\left.=1.65-2.4 \mathrm{~V}, \mathrm{TA}=+25^{\circ} \mathrm{C}\right)$

| Symbol | Parameter | Min. | Typ. | Max. | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tscyc | Serial clock cycle | 500 | - | - | ns |  |
| tsDS | Data setup time | 200 | - | - | ns |  |
| tsDH | Data hold time | 200 | - | - | ns |  |
| tcss | $\overline{\mathrm{CS}}$ setup time | 240 | - | - | ns |  |
| tcsh | $\overline{\text { CS }}$ hold time time | 120 | - | - | ns |  |
| tSHW | Serial clock H pulse width | 200 | - | - | ns |  |
| tSLW | Serial clock L pulse width | 200 | - | - | ns |  |
| tR | Rise time | - | - | 30 | ns |  |
| tF | Fall time | - | - | 30 | ns |  |

$\left(\right.$ VDD1 $\left.=2.4-3.5 \mathrm{~V}, \mathrm{TA}=+25^{\circ} \mathrm{C}\right)$

| Symbol | Parameter | Min. | Typ. | Max. | Unit | Condition |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| tscyc | Serial clock cycle | 250 | - | - | ns |  |
| tsDs | Data setup time | 100 | - | - | ns |  |
| tsDH | Data hold time | 100 | - | - | ns |  |
| tcss | $\overline{\mathrm{CS}}$ setup time | 120 | - | - | ns |  |
| tcsh | $\overline{\mathrm{CS}}$ hold time time | 60 | - | - | ns |  |
| tshw | Serial clock H pulse width | 100 | - | - | ns |  |
| tsLw | Serial clock L pulse width | 100 | - | - | ns |  |
| tR | Rise time | - | - | 15 | ns |  |
| tF | Fall time | - | - | 15 | ns |  |

(5) $\mathrm{I}^{2} \mathrm{C}$ interface characteristics

$\left(\mathrm{VDD}=1.65-3.5 \mathrm{~V}, \mathrm{TA}=+25^{\circ} \mathrm{C}\right)$

| Symbol | Parameter | Min. | Typ. | Max. | Unit | Condition |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| fscL | SCL clock frequency | DC | - | 400 | kHz |  |
| TLow | SCL clock Low pulse width | 1.3 | - | - | $\mu \mathrm{s}$ |  |
| Thigh | SCL clock H pulse width | 0.6 | - | - | $\mu \mathrm{s}$ |  |
| Tsu:DATA | data setup time | 100 | - | - | ns |  |
| ThD:DATA | data hold time | 0 | - | 0.9 | $\mu \mathrm{~s}$ |  |
| Tr | SCL, SDA rise time | $20+0.1 \mathrm{Cb}$ | - | 300 | ns |  |
| TF | SCL, SDA fall time | $20+0.1 \mathrm{Cb}$ | - | 300 | ns |  |
| Cb | Capacity load on each bus <br> line | - | - | 400 | pF |  |
| Tsu:start | Setup timefor re-START | 0.6 | - | - | $\mu \mathrm{s}$ |  |
| Thd:Start | START Hold time | 0.6 | - | - | $\mu \mathrm{s}$ |  |
| Tsu:stop | Setup time for STOP | 0.6 | - | - | $\mu \mathrm{s}$ |  |
| TbuF | Bus free times between STOP <br> and START condition | 1.3 | - | - | $\mu \mathrm{s}$ |  |

(6) Reset Timing


| Symbol | Parameter | Min. | Typ. | Max. | Unit | Condition |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| tR | Reset time | - | - | 2.0 | $\mu \mathrm{~s}$ |  |
| tRw | Reset low pulse width | 10.0 | - | - | $\mu \mathrm{s}$ |  |

Application Circuit (for reference only)

## Reference Connection to MPU:

## 1. 8080 series interface: (Internal oscillator, External Vpp)



Figure 18-1

## Note:

C1-C3: $4.7 \mu \mathrm{~F}$.
R1: about $750 \mathrm{~K} \Omega$ (Refer to the table8), $\mathrm{R}_{1}=($ Voltage at IReF - Vss)//ReF
2. 6800 Series Interface: (Internal oscillator, Built-in DC-DC)


Figure 18-2

## Note:

L, D, Q, R1, R2, R3, R5 and C1---C4, C7: Please refer to following description of DC-DC module. C6:4.7 $\mu \mathrm{F}$
R4: about $750 \mathrm{~K} \Omega$ (Refer to the table8), $\mathrm{R} 4=($ Voltage at IReF - Vss)/Iref
3. Serial Interface (3-wire or 4-wire SPI): (External oscillator, External Vpp, Max 16.5V)


Figure 18-3
Note:
C1---C3: $4.7 \mu \mathrm{~F}$
R1: Recommend $750 \mathrm{~K} \Omega$ (Refer to the table8)
4. $I^{2} \mathrm{C}$ Interface (Internal oscillator, External VPP, Max 16.5V)


Figure 18-4

## Note:

C1---C3:4.7 $\mu \mathrm{F}$
R1: Recommend 750K $\Omega$ (Refer to the table8)
The least significant bit of the slave address is set by connecting the input SA0 to either logic 0 (VSS) or 1 (VDD)
The positive supply of pull-up resistor must equal to the value of VDD
Recommend the value of resistor Rp equal to $1.5 \mathrm{~K} \Omega$

## DC-DC

Below application circuit is an example for the input voltage of 3V AVDD to generate Vpp of about 15V@10mA-25mA application


Figure 19

| Symbol | Value | Recommendation |
| :---: | :---: | :---: |
| L | $10 \mu \mathrm{H}$ |  |
| D | SCHOTTKY DIODE | 20V@0.5A, MBR0520 |
| Q | MOSFET | N-FET with low |
|  |  | RDS(ON),MGSF1N02LT1 |
| R1 | 1.1 M | $1 \%, 1 / 8 \mathrm{~W}$ |
| R2 | 100 K | $1 \%, 1 / 8 \mathrm{~W}$ |
| R3 | 0.12 | $1 \%, 1 / 2 \mathrm{~W}$ |
| R4 | 10 K | $1 \%, 1 / 8 \mathrm{~W}$ |
| C1 | $22 \mu \mathrm{~F}$ | Ceramic/16V |
| C2 | $0.1 \mu \mathrm{~F}$ | Ceramic/16V |
| C3 | $10 \mu \mathrm{~F}$ | Low ESR/16V |
| C4 | 56 pF | Ceramic/16V |
| C5 | 220 pF | Ceramic/16V |

Note: R4\&C5 are optional; they can increase the efficiency of inductance

Ordering Information

| Part No. | Package |
| :---: | :---: |
| SH1107G | Gold bump on chip tray |

Data Sheet History

| Version | Contents | Date |
| :---: | :--- | :---: |
|  | P1: Added "multiplexing ratio and Vertical scrolling" description. <br> 2.1 | P30: Added command "Multiplex Raiton". <br> P31: Added command "Display Offset". <br> P38: Added command "Set Display Start Line". <br> P42: Modify command list. |

