## 96 Output LCD Common/ Segment Driver IC

Notice: Sitronix Technology Corp. reserves the right to change the contents in this document without prior notice. This is not a final specification. Some parameters are subject to change.

## 1. DESCRIPTION

The ST8009 is a 96-output segment/common driver IC suitable for driving small/medium scale dot matrix LCD panels, and is used in PDA or electronic dictionary. The ST8009 is good as a segment driver, a common driver or a common/segment driver, and it can create low power consumption, high-resolution LCD. The ST8009 have eight modes can selected to set common and segment numbers by selecting register. The ST8009 also have analog DC/DC converter to use.

## 2. FEATURES

- Number of LCD drive outputs: 96
- Supply voltage for LCD drive ( $\mathrm{V}_{\text {OUT }}$ ): $\mathrm{Max}+16 \mathrm{~V}$
- Supply voltage for logic system ( $\mathrm{V}_{\mathrm{DD}}$ ): +2.5~+5.5V
- Low power consumption and low output impedance
- Display duty selectable by internal select register

| $\mathrm{DU}_{2}, \mathrm{DU}_{1}, \mathrm{DU}_{0}$ |  |  | DUTY |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | --- |
| 0 | 0 | 1 | $1 / 16$ |
| 0 | 1 | 0 | $1 / 32$ |
| 0 | 1 | 1 | $1 / 48$ |
| 1 | 0 | 0 | $1 / 64$ |
| 1 | 0 | 1 | $1 / 80$ |
| 1 | 1 | 0 | $1 / 96$ |
| 1 | 1 | 1 | $1 / 96$ |

- Abundant command functions

LCD bias set, electronic volume, $\mathrm{V}_{\text {SS }}$ voltage regulation internal resistor ratio and booster frequency.
All Functions have initial value, user can set by programmed.

- Low-power liquid crystal display power supply circuit equipped internally.

Booster circuit (with Boost ratio of 2X/3X/4X/5X/6X)
Regulator circuit
Follower circuit

- Package: 124-pin COB.


## (Segment mode)

- Shift clock frequency
-20 MHz (MAX.): $\mathrm{V}_{\mathrm{DD}}=+5.0 \pm 0.5 \mathrm{~V}$
-15 MHz (MAX.): $\mathrm{V}_{\mathrm{DD}}=+3.0$ to +4.5 V
-12 MHz (MAX.): $\mathrm{V}_{\mathrm{DD}}=+2.5$ to +3.0 V
- Adopts a data bus system
- 4-bit parallel / serial input modes are selectable by programmable.
- Automatic transfer function of an enable signal
- Automatic counting function which, in the chip selection mode, causes the internal clock to be stopped by automatically counting $16, ~ 32, ~ 48, ~ 64, ~$ 80, 96 bits of input data
- Line latch circuits are reset when XDISPOFF active


## (Common mode)

- Shift clock frequency: 4 MHz (MAX.)
- Built-in X-bit shift register
- Available in a single mode
- CSO $\rightarrow$ CSX Single mode

CSX $\rightarrow$ CS0 Single mode
$\mathrm{PS}: \mathrm{X}=15, ~ 31, ~ 47, ~ 63, ~ 79, ~ 95$
The above 4 shift directions are register selectable

- Shift register circuits are reset when XDISPOFF active


## 3. PAD ARRANGEMENT

Chip size: 5070.0 (um) $\times 1790.0$ (um)
Pad size : 80 (um) x80 (um)
Pad pin pitch: 100 (um) ~ 140 (um)
Origin : chip center $(0,0)$
Chip Thickness : 19 mil


Substrate Connect to $\mathrm{V}_{\mathrm{SS}}$.

## 4. PAD CONFIGURATION

| Pad No. | Function | X | Y |
| :---: | :---: | ---: | ---: |
| 1 | CS[86] | 2450 | 810 |
| 2 | CS[87] | 2310 | 810 |
| 3 | CS[88] | 2180 | 810 |
| 4 | CS[89] | 2060 | 810 |
| 5 | CS[90] | 1950 | 810 |
| 6 | CS[91] | 1850 | 810 |
| 7 | CS[92] | 1750 | 810 |
| 8 | CS[93] | 1650 | 810 |
| 9 | CS[94] | 1550 | 810 |
| 10 | CS[95] | 1450 | 810 |
| 11 | Vout | 1350 | 810 |
| 12 | CAP3P | 1250 | 810 |
| 13 | CAP1N | 1150 | 810 |
| 14 | CAP1P | 1050 | 810 |
| 15 | CAP2P | 950 | 810 |
| 16 | CAP2N | 850 | 810 |
| 17 | CAP4P | 750 | 810 |
| 18 | CAP5P | 650 | 810 |
| 19 | V0 | 550 | 810 |
| 20 | V1 | 450 | 810 |
| 21 | V2 | 350 | 810 |
| 22 | V3 | 250 | 810 |
| 23 | V4 | 150 | 810 |
| 24 | ED[3] | 50 | 810 |
| 25 | ED[2] | -50 | 810 |
| 26 | ED[1] | -150 | 810 |
| 27 | ED[0] | -250 | 810 |
| 28 | EIO1 | -350 | 810 |
| 29 | EIO2 | -450 | 810 |
| 30 | XCK | -550 | 810 |
| 31 | XDISPOFF | -650 | 810 |
| 32 | SID | -750 | 810 |
|  |  |  |  |
| 10 |  |  |  |


| Pad No. | Function | X | Y |
| :---: | :---: | :---: | :---: |
| 33 | SCLK | -850 | 810 |
| 34 | FR | -950 | 810 |
| 35 | LP2 | -1050 | 810 |
| 36 | LP1 | -1150 | 810 |
| 37 | $\mathrm{V}_{\mathrm{ss}}$ | -1250 | 810 |
| 38 | $V_{\text {DD }}$ | -1350 | 810 |
| 39 | CS[0] | -1450 | 810 |
| 40 | CS[1] | -1550 | 810 |
| 41 | CS[2] | -1650 | 810 |
| 42 | CS[3] | -1750 | 810 |
| 43 | CS[4] | -1850 | 810 |
| 44 | CS[5] | -1950 | 810 |
| 45 | CS[6] | -2060 | 810 |
| 46 | CS[7] | -2180 | 810 |
| 47 | CS[8] | -2310 | 810 |
| 48 | CS[9] | -2450 | 810 |
| 49 | CS[10] | -2450 | 680 |
| 50 | CS[11] | -2450 | 560 |
| 51 | CS[12] | -2450 | 450 |
| 52 | CS[13] | -2450 | 350 |
| 53 | CS[14] | -2450 | 250 |
| 54 | CS[15] | -2450 | 150 |
| 55 | CS[16] | -2450 | 50 |
| 56 | CS[17] | -2450 | -50 |
| 57 | CS[18] | -2450 | -150 |
| 58 | CS[19] | -2450 | -250 |
| 59 | CS[20] | -2450 | -350 |
| 60 | CS[21] | -2450 | -450 |
| 61 | CS[22] | -2450 | -560 |
| 62 | CS[23] | -2450 | -680 |
| 63 | CS[24] | -2450 | -810 |
| 64 | CS[25] | -2310 | -810 |


| Pad No. | Function | X | Y |
| :---: | :---: | :---: | :---: |
| 65 | CS[26] | -2180 | -810 |
| 66 | CS[27] | -2060 | -810 |
| 67 | CS[28] | -1950 | -810 |
| 68 | CS[29] | -1850 | -810 |
| 69 | CS[30] | -1750 | -810 |
| 70 | CS[31] | -1650 | -810 |
| 71 | CS[32] | -1550 | -810 |
| 72 | CS[33] | -1450 | -810 |
| 73 | CS[34] | -1350 | -810 |
| 74 | CS[35] | -1250 | -810 |
| 75 | CS[36] | -1150 | -810 |
| 76 | CS[37] | -1050 | -810 |
| 77 | CS[38] | -950 | -810 |
| 78 | CS[39] | -850 | -810 |
| 79 | CS[40] | -750 | -810 |
| 80 | CS[41] | -650 | -810 |
| 81 | CS[42] | -550 | -810 |
| 82 | CS[43] | -450 | -810 |
| 83 | CS[44] | -350 | -810 |
| 84 | CS[45] | -250 | -810 |
| 85 | CS[46] | -150 | -810 |
| 86 | CS[47] | -50 | -810 |
| 87 | CS[48] | 50 | -810 |
| 88 | CS[49] | 150 | -810 |
| 89 | CS[50] | 250 | -810 |
| 90 | CS[51] | 350 | -810 |
| 91 | CS[52] | 450 | -810 |
| 92 | CS[53] | 550 | -810 |
| 93 | CS[54] | 650 | -810 |
| 94 | CS[55] | 750 | -810 |
| 95 | CS[56] | 850 | -810 |
| 96 | CS[57] | 950 | -810 |
| 97 | CS[58] | 1050 | -810 |


| Pad No. | Function | X | Y |
| :---: | :---: | :---: | :---: |
| 98 | CS[59] | 1150 | -810 |
| 99 | CS[60] | 1250 | -810 |
| 100 | CS[61] | 1350 | -810 |
| 101 | CS[62] | 1450 | -810 |
| 102 | CS[63] | 1550 | -810 |
| 103 | CS[64] | 1650 | -810 |
| 104 | CS[65] | 1750 | -810 |
| 105 | CS[66] | 1850 | -810 |
| 106 | CS[67] | 1950 | -810 |
| 107 | CS[68] | 2060 | -810 |
| 108 | CS[69] | 2180 | -810 |
| 109 | CS[70] | 2310 | -810 |
| 110 | CS[71] | 2450 | -810 |
| 111 | CS[72] | 2450 | -680 |
| 112 | CS[73] | 2450 | -560 |
| 113 | CS[74] | 2450 | -450 |
| 114 | CS[75] | 2450 | -350 |
| 115 | CS[76] | 2450 | -250 |
| 116 | CS[77] | 2450 | -150 |
| 117 | CS[78] | 2450 | -50 |
| 118 | CS[79] | 2450 | 50 |
| 119 | CS[80] | 2450 | 150 |
| 120 | CS[81] | 2450 | 250 |
| 121 | CS[82] | 2450 | 350 |
| 122 | CS[83] | 2450 | 450 |
| 123 | CS[84] | 2450 | 560 |
| 124 | CS[85] | 2450 | 680 |

## 5. PIN DESCRIPTION

| SYMBOL | I/O | DESCRIPTION | No of Num |
| :---: | :---: | :---: | :---: |
| CSO~CS95 | O | LCD drive output | 96 |
| V0~V4 | P | Power supply for LCD drive | 5 |
| $V_{D D}$ | P | Power supply for logic system (+2.5 to +5.5 V) | 1 |
| ElO2, ElO1 | I/O | Input/output for chip selection at segment mode and FLM input output function at com/seg mix mode or common mode | 2 |
| DIO~DI3 | I | Display data input at segment mode | 4 |
| XCK | 1 | Clock input for taking display data at segment mode | 1 |
| XDISPOFF | 1 | Control input for output of ground level | 1 |
| LP1 | 1 | Latch pulse input for display data at segment mode | 1 |
| LP2 | 1 | Shift clock input for shift register at common mode | 1 |
| FR | 1 | AC-converting signal input for LCD drive waveform | 1 |
| $\mathrm{V}_{\text {SS }}$ | P | Ground (0 V) | 1 |
| CAP1- | O | DC/DC voltage converter. Connect a capacitor between this terminal and the CAP2- terminal. | 1 |
| CAP1+ | 0 | DC/DC voltage converter. Connect a capacitor between this terminal and the CAP1- terminal. | 1 |
| CAP2- | O | DC/DC voltage converter. Connect a capacitor between this terminal and the CAP2- terminal. | 1 |
| CAP2+ | O | DC/DC voltage converter. Connect a capacitor between this terminal and the CAP2- terminal. | 1 |
| CAP3+ | O | DC/DC voltage converter. Connect a capacitor between this terminal and the CAP1- terminal. | 1 |
| CAP4+ | O | DC/DC voltage converter. Connect a capacitor between this terminal and the CAP2- terminal. | 1 |
| CAP5+ | O | DC/DC voltage converter. Connect a capacitor between this terminal and the CAP1- terminal. |  |
| $V_{\text {OUT }}$ | O | DC/DC voltage converter. Connect a capacitor between this terminal and $\mathrm{V}_{\mathrm{ss}}$. | 1 |
| SID | I | The command data. See Figure1 | 1 |
| SCLK | I | The serial clock input. See Figure1 | 1 |

## 6. BLOCK DIAGRAM

CS[96:1]


## 7. INPUT/OUTPUT CIRCUITS



Input Circuit (1)


Input/Output Circuit

## 8. PIN FUNCTIONAL DESCRIPTION

### 8.1 Pin Functions

(Segment mode)

| SYMBOL | FUNCTION |
| :---: | :---: |
| $V_{D D}$ | Logic system power supply pin, connected to +2.5 to +5.5 V . |
| $\mathrm{V}_{S S}$ | Ground pin, connected to 0 V . |
| $\begin{gathered} \text { V0, V1 } \\ \text { V2, V3 } \\ \text { V4 } \end{gathered}$ | When the internal power supply circuit turns on <br> - The internal power supply circuit will produce the LCD bias voltage set( V0~V4 ), and those voltages are setting by the "LCD Bias Set" register. <br> When the internal power supply circuit turns off <br> - Supply the bias voltages set by a resistor divider externally, and had better use follower circuit to hold those voltages. <br> - Ensure that voltages are set such that $\mathrm{V} 0 \geqq \mathrm{~V} 1 \geqq \mathrm{~V} 2 \geqq \mathrm{~V} 3 \geqq \mathrm{~V} 4 \geqq \mathrm{~V}_{\text {Ss }}$ |
| DI3~DIO | Input pins for display data <br> - In 4-bit parallel input mode, connect data to the 4 pins, DI3-DIO. <br> - In serial input mode, connect data to the DIO pin, and DI3-DI1 must be connected to $\mathrm{V}_{\text {SS }}$. <br> - Refer to "RELATIONSHIP BETWEEN THE DISPLAY DATAAND LCD DRIVE OUTPUT PINS" in Functional Operations. |
| LP1 | Latch pulse input pin for display data <br> - Data is latched at the falling edge of the clock pulse. |
| XCK | Clock input for taking display data at segment mode |
| XDISPOFF | The switch for turn on or turn off the LCD display <br> - The input signal is level-shifted from logic voltage level to LCD drive voltage level, and controls the LCD drive circuit. <br> - When set to $\mathrm{V}_{\text {SS }}$ level "L", the LCD drive output pins (CS0-CS95) are set to level $\mathrm{V}_{\text {SS }}$. <br> - When set to "L", the contents of the line latch are reset, but the display data are read in the data latch regardless of the condition of XDISPOFF. When the XDISPOFF function is canceled, the driver outputs non-select level ( V 2 or V 3 ), then outputs the contents of the data latch at the next falling edge of the LP. At that time, if XDISPOFF removal time does not correspond to what is shown in AC characteristics, it cannot output the reading data correctly. <br> - Table of truth-values is shown in "TRUTH TABLE" in Functional Operations. |
| FR | AC signal input pin for LCD drive waveform <br> - The input signal is level-shifted from logic voltage level to LCD drive voltage level, and controls the LCD drive circuit. <br> - Normally it inputs a frame inversion signal. <br> - The LCD drive output pins' output voltage levels can be set using the line latch output signal and the FR signal. <br> - Table of truth-values is shown in "TRUTH TABLE" in Functional Operations. |


| ElO1, EIO2 | Input/output pins for chip selection. <br> - When L/R register is set ' 0 ', EIO1 is set for output, and EIO2 is set for input(connect to $\mathrm{V}_{\text {Ss }}$ ). <br> - When L/R register is set ' 1 ', EIO1 is set for input(connect to $\mathrm{V}_{\text {SS }}$ ), and EIO2 is set for output. <br> - During output, set to "H" while LP • XCK is "H" and after 96 bits of data have been read, set to "L" for one cycle (from falling edge to failing edge of XCK), after which it returns to "H". <br> - During input, the chip is selected while El is set to "L" after the LP signal is input. The chip is non-selected after 96 bits of data have been read. |
| :---: | :---: |
| CS0~CS95 | LCD drive output pins <br> - Corresponding directly to each bit of the data latch, one level $\left(\mathrm{V} 0, \mathrm{~V} 2, \mathrm{~V} 3, \mathrm{~V}_{\mathrm{SS}}\right)$ is selected and output. <br> - Table of truth values is shown in "TRUTH TABLE" in Functional Operations. |
| CAP1- | DC/DC voltage converter. Connect a capacitor between this terminal and the CAP2-terminal. |
| CAP1+ | DC/DC voltage converter. Connect a capacitor between this terminal and the CAP1-terminal. |
| CAP2- | DC/DC voltage converter. Connect a capacitor between this terminal and the CAP2-terminal. |
| CAP2+ | DC/DC voltage converter. Connect a capacitor between this terminal and the CAP2-terminal. |
| CAP3+ | DC/DC voltage converter. Connect a capacitor between this terminal and the CAP1-terminal. |
| CAP4+ | DC/DC voltage converter. Connect a capacitor between this terminal and the CAP2-terminal. |
| $\mathrm{V}_{\text {OUT }}$ | DC/DC voltage converter. Connect a capacitor between this terminal and $\mathrm{V}_{\text {ss }}$. |
| SID | The serial command data. See Figure1 |
| SCLK | The serial clock input. See Figure1 |

(Common mode)

| SYMBOL | FUNCTION |
| :---: | :---: |
| $V_{D D}$ | Logic system power supply pin, connected to +2.5 to +5.5 V . |
| $\mathrm{V}_{\text {SS }}$ | Ground pin, connected to 0 V . |
| $\begin{gathered} \text { V0, V1 } \\ \text { V2, V3 } \\ \text { V4 } \end{gathered}$ | When the internal power supply circuit turns on <br> - The internal power supply circuit will produce the LCD bias voltage set( $\mathrm{V} 0 \sim \mathrm{~V} 4$ ), and those voltages are setting by the "LCD Bias Set" register. <br> When the internal power supply circuit turns off <br> - Supply the bias voltages set by a resistor divider externally, and had better use follower circuit to hold those voltages. <br> - Ensure that voltages are set such that $\mathrm{V} 0 \geqq \mathrm{~V} 1 \geqq \mathrm{~V} 2 \geqq \mathrm{~V} 3 \geqq \mathrm{~V} 4 \geqq \mathrm{~V}_{\text {Ss }}$ |
| DI3-DIO | Not used. Connect DI3-DI0 to $\mathrm{V}_{\text {SS }}$, not floating. |
| LP2 | Shift clock pulse input pin for bi-directional shift register <br> - * Data is shifted at the falling edge of the clock pulse. <br> -When use gray scale mode, then must use the pin. <br> - When use monochrome mode, then the pin should be shorted to LP1. |
| XCK | Not used <br> - Not let it floating , connect to $\mathrm{V}_{\mathrm{SS}}$ |


| XDISPOFF | The switch for turn on or turn off the LCD display <br> - The input signal is level-shifted from logic voltage level to LCD drive voltage level, and controls the LCD drive circuit. <br> - When set to $\mathrm{V}_{\text {SS }}$ level "L", the LCD drive output pins (CS0-CS95) are set to level $\mathrm{V}_{\text {Ss }}$. <br> - When set to "L", the contents of the shift register are reset to not reading data. When the /DISPOFF function is canceled, the driver outputs non-select level (V1 or V4), and the shift data is read at the next falling edge of the LP. At that time, if /DISPOFF removal time does not correspond to what is shown in AC characteristics, the shift data is not read correctly. <br> - Table of truth-values is shown in "TRUTH TABLE" in Functional Operations. |
| :---: | :---: |
| FR | AC signal input pin for LCD drive waveform <br> - The input signal is level-shifted from logic voltage level to LCD drive voltage level, and controls the LCD drive circuit. <br> - Normally it inputs a frame inversion signal. <br> - The LCD drive output pins' output voltage levels can be set using the shift register output signal and the FR signal. <br> - Table of truth-values is shown in "TRUTH TABLE" in Functional Operations. |
| CS0 ~CS95 | LCD drive output pins <br> - Corresponding directly to each bit of the shift register, one level ( $\mathrm{V} 0 \mathrm{~V} 1, \mathrm{~V} 4$, or $\mathrm{V}_{\mathrm{Ss}}$ ) is selected and output. <br> - Table of truth-values is shown in "TRUTH TABLE" in Functional Operations. |
| ElO1, EIO2 | Shift data Input/output pins for shift register <br> - EIO1 is output pin when L/R is at $V_{S S}$ level "L", EIO1 is input pin when L/R is at $V_{D D}$ level "H" <br> - When L/R register ='1', EIO1 is used as input pin, it will be connect to FLM. <br> - When L/R register ='0', EIO1 is used as output pin, it won't be connect to FLM. <br> - EIO2 is input pin when L/R is at $V_{S S}$ level "L", EIO1 is output pin when $L / R$ is at $V_{D D}$ level "H" <br> - When L/R register ='1', EIO2 is used as output pin, it won't be connect to FLM, <br> - When L/R register ='0', EIO2 is used as input pin, it will be connect to FLM <br> - Refer to "RELATIONSHIP BETWEEN THE DISPLAY DATA AND LCD DRIVE OUTPUT PINS" in Functional Operations. |
| CAP1- | DC/DC voltage converter. Connect a capacitor between this terminal and the CAP2- terminal. |
| CAP1+ | DC/DC voltage converter. Connect a capacitor between this terminal and the CAP1-terminal. |
| CAP2- | DC/DC voltage converter. Connect a capacitor between this terminal and the CAP2-terminal. |
| CAP2+ | DC/DC voltage converter. Connect a capacitor between this terminal and the CAP2- terminal. |
| CAP3+ | DC/DC voltage converter. Connect a capacitor between this terminal and the CAP1-terminal. |
| CAP4+ | DC/DC voltage converter. Connect a capacitor between this terminal and the CAP2-terminal. |
| $\mathrm{V}_{\text {OUT }}$ | DC/DC voltage converter. Connect a capacitor between this terminal and $\mathrm{V}_{\text {SS }}$. |
| SID | The serial command data. See Figure1 |
| SCLK | The serial clock input. See Figure1 |

(common /segment mix mode)

| SYMBOL | FUNCTION |
| :---: | :---: |
| $V_{D D}$ | Logic system power supply pin, connected to +2.5 to +5.5 V . |
| $\mathrm{V}_{\text {SS }}$ | Ground pin, connected to 0 V . |
| $\begin{gathered} \text { V0, V1 } \\ \text { V2, V3 } \\ \text { V4 } \end{gathered}$ | When the internal power supply circuit turns on : <br> - The internal power supply circuit will produce the LCD bias voltage set( $\mathrm{V} 0 \sim \mathrm{~V} 4$ ), and those voltages are setting by the "LCD Bias Set" register. <br> When the internal power supply circuit turns off : <br> - Supply the bias voltages set by a resistor divider externally, and had better use follower circuit to hold those voltages. <br> - Ensure that voltages are set such that $\mathrm{V} 0 \geqq \mathrm{~V} 1 \geqq \mathrm{~V} 2 \geqq \mathrm{~V} 3 \geqq \mathrm{~V} 4 \geqq \mathrm{~V}_{\text {ss }}$ |
| DI3~DIO | Input pins for display data <br> - In 4-bit parallel input mode, input data into the 4 pins, DI3~DIO. <br> - In serial input mode, connect data to the DIO pin, and DI3-DI1 must be connected to $\mathrm{V}_{\text {SS }}$. <br> - Refer to "RELATIONSHIP BETWEEN THE DISPLAY DATAAND LCD DRIVE OUTPUT PINS" in Functional Operations. |
| XCK | Clock input pin for taking display data <br> - Data is read at the falling edge of the clock pulse. |
| LP1 | Latch pulse input pin for display data <br> - Data is latched at the falling edge of the clock pulse. |
| LP2 | Shift clock pulse input pin for bi-directional shift register <br> - Data is shifted at the falling edge of the clock pulse. <br> - When use gray scale mode, then must use the pin. <br> - When use monochrome mode, then the pin should be shorted to LP1. |
| XDISPOFF | The switch for turn on or turn off the LCD display <br> - The input signal is level-shifted from logic voltage level to LCD drive voltage level, and controls the LCD drive circuit. <br> - When set to $\mathrm{V}_{\text {SS }}$ level "L", the LCD drive output pins (CS0-CS95) are set to level $\mathrm{V}_{\text {SS }}$. <br> - When set to "L", the contents of the line latch are reset, but the display data are read in the data latch regardless of the condition of XDISPOFF. When the XDISPOFF function is canceled, the driver outputs non-select level (V2 or V3), then outputs the contents of the data latch at the next falling edge of the LP. At that time, if XDISPOFF removal time does not correspond to what is shown in AC characteristics, it cannot output the reading data correctly. <br> - Table of truth-values is shown in "TRUTH TABLE" in Functional Operations. |
| FR | AC signal input pin for LCD drive waveform <br> - The input signal is level-shifted from logic voltage level to LCD drive voltage level, and controls the LCD drive circuit. <br> - The LCD drive output pins' output voltage levels can be set using the line latch output signal and the FR signal, and it inputs a frame inversion signal normally. <br> - Table of truth-values is shown in "TRUTH TABLE" in Functional Operations. |


| ElO1, EIO2 | Input/output pins for chip selection <br> - When L/R register is ' 0 ', EIO1 is set output, and EIO2 is set for input. <br> EIO1 : segment chip enable output, as default segment is enabled internally and be non-selected after $16,32,48,64$ or 80 bits of data have been read. Depend on select mode. <br> EIO2 :common shift data input, no sift data output <br> - When L/R register is ' 1 ', EIO1 is set for input, and EIO2 is set for output. <br> EIO1 :common shift data, no shift data output <br> EIO2 : segment chip enable output, as default segment is enabled internally and be non-selected after $16,32,48,64$ or 80 bits of data have been read. Depend on select mode. <br> - During output, set to " H " while LP • XCK is " H " and after 96 bits of data have been read, set to "L" for one cycle (from falling edge to failing edge of XCK), after which it returns to " H ". <br> - During input, the chip is selected while El is set to "L" after the LP signal is input. The chip is non-selected after 96 bits of data have been read. |
| :---: | :---: |
| CS0 ~CS95 | LCD drive output pins <br> - Corresponding directly to each bit of the data latch, one level (V0, $\mathrm{V} 2, \mathrm{~V} 3, \mathrm{~V}_{\mathrm{ss}}$ ) is selected and output. <br> - Table of truth values is shown in "TRUTH TABLE" in Functional Operations. |
| CAP1- | DC/DC voltage converter. Connect a capacitor between this terminal and the CAP2- terminal. |
| CAP1+ | DC/DC voltage converter. Connect a capacitor between this terminal and the CAP1- terminal. |
| CAP2- | DC/DC voltage converter. Connect a capacitor between this terminal and the CAP2- terminal. |
| CAP2+ | DC/DC voltage converter. Connect a capacitor between this terminal and the CAP2- terminal. |
| CAP3+ | DC/DC voltage converter. Connect a capacitor between this terminal and the CAP1- terminal. |
| CAP4+ | DC/DC voltage converter. Connect a capacitor between this terminal and the CAP2- terminal. |
| $V_{\text {OUt }}$ | DC/DC voltage converter. Connect a capacitor between this terminal and $V_{\text {Ss }}$. |
| XCS | This is the command mode select pin. When XCS="L" then write command to the LCD, when not used the command mode then must fixed to $\mathrm{V}_{\mathrm{DD}}$. See Figure 1 |
| SID | The command data. See Figure1 |
| SCLK | The serial clock input. See Figure1 |

### 8.2 Functional Operations

### 8.2.1 TRUTH TABLE

(Segment Mode)

| FR | LATCH DATA | IDISPOFF | LCD DRIVE OUTPUT VOLTAGE LEVEL (CS0-CS95) |
| :---: | :---: | :---: | :---: |
| L | L | H | V 3 |
| L | H | H | $\mathrm{V}_{S S}$ |
| H | L | H | V 2 |
| H | H | H | V 0 |
| X | X | L | $\mathrm{V}_{S S}$ |

(Common Mode)

| FR | LATCH DATA | /DISPOFF | LCD DRIVE OUTPUT VOLTAGE LEVEL (CS0-CS95) |
| :---: | :---: | :---: | :---: |
| L | L | H | V 4 |
| L | H | H | V 0 |
| H | L | H | V 1 |
| H | H | H | $\mathrm{V}_{\mathrm{SS}}$ |
| X | X | L | $\mathrm{V}_{\mathrm{SS}}$ |

## NOTES:

- $\mathrm{L}: \mathrm{V}_{\mathrm{SS}}(0 \mathrm{~V}), \mathrm{H}: \mathrm{V}_{\mathrm{DD}}(+2.5$ to $+5.5 \mathrm{~V})$, X : Don't care
- "Don't care" should be fixed to "H" or "L", avoiding floating.

There are two kinds of power supply (logic level voltage and LCD drive voltage) for the LCD driver.
Supply regular voltage that is assigned by specification for each power pin.

### 8.2.2 RELATIONSHIP BETWEEN THE DISPLAY DATA AND LCD DRIVE OUTPUT PINS (Segment Mode)

(A) 4-bit Parallel Input Mode

| L/R | ElO1 | EIO2 | DATA | NUMBER OF CLOCKS |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | INPUT | 24 CLOCK | 23 CLOCK | 22 CLOCK | ... | 3 CLOCK | 2 CLOCK | 1 CLOCK |
| L | Output | Input | DIO | CSO | CS4 | CS8 | ... | CS84 | CS88 | CS92 |
|  |  |  | DI1 | CS1 | CS5 | CS9 | ... | CS85 | CS89 | CS93 |
|  |  |  | DI2 | CS2 | CS6 | CS10 | ... | CS86 | CS90 | CS94 |
|  |  |  | DI3 | CS3 | CS7 | CS11 | ... | CS87 | CS91 | CS95 |
| H | Input | Output | DIO | CS95 | CS91 | CS87 | ... | CS11 | CS7 | CS3 |
|  |  |  | DI1 | CS94 | CS90 | CS86 | $\ldots$ | CS10 | CS6 | CS2 |
|  |  |  | DI2 | CS93 | CS89 | CS85 | ... | CS9 | CS5 | CS1 |
|  |  |  | DI3 | CS92 | CS88 | CS84 | ... | CS8 | CS4 | CSO |

(B) Serial Input Mode

| L/R | EIO1 | EIO2 | DATA <br> INPUT | NUMBER OF CLOCKS |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 120 CLOCK | 119 CLOCK | 118 CLOCK | ... | 3 CLOCK | 2 CLOCK | 1 CLOCK |
| L | Output | Input | DIO | CSO | CS1 | CS2 | $\ldots$ | CS93 | CS94 | CS95 |
|  |  |  | DI1 | X | X | X | x | X | X | X |
|  |  |  | DI2 | X | X | X | x | X | X | X |
|  |  |  | DI3 | X | X | X | X | X | X | X |
| H | Input | Output | DIO | CS95 | CS94 | CS93 | ... | CS2 | CS1 | Cso |
|  |  |  | D11 | X | X | X | X | X | X | X |
|  |  |  | DI2 | X | X | X | x | X | X | X |
|  |  |  | DI3 | X | X | X | x | X | X | X |

(Common Mode)

| L/R | DATA TRANSFER DIRECTION | EIO1 | EIO2 |
| :---: | :---: | :---: | :---: |
| L | CS95 $\rightarrow$ CS0 | Output | Input |
| H | CS0 $\rightarrow$ CS95 | Input | Output |

MIX MODE(SEGMENT/ COMMON MODE)
When (DU2,DU1,DU0) $=(0,1,0) \rightarrow$ SELECT THE 32 COM / 64 SEGMENT MODE
THEN SEGMENT SIDE OF MIX MODE
(A) 4-bit Parallel Input Mode

| L/R | EIO1 | EIO2 | DATA <br> INPUT | NUMBER OF CLOCKS |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 16 CLOCK | 15 CLOCK | 14 CLOCK | ... | 3 CLOCK | 2 CLOCK | 1 CLOCK |
| L | Seg_end Output | $\begin{gathered} \text { Com_FLM } \\ \text { Input } \end{gathered}$ | DIO | CSO | CS4 | CS8 | ... | CS52 | CS56 | CS60 |
|  |  |  | DI1 | CS1 | CS5 | CS9 | $\ldots$ | CS53 | CS57 | CS61 |
|  |  |  | DI2 | CS2 | CS6 | CS10 | $\ldots$ | CS54 | CS58 | CS62 |
|  |  |  | DI3 | CS3 | CS7 | CS11 | $\cdots$ | CS55 | CS59 | CS63 |
| H | Com_FLMInput | Seg_end <br> Output | DIO | CS95 | CS91 | CS87 | $\ldots$ | CS43 | CS39 | CS35 |
|  |  |  | DI1 | CS94 | CS90 | CS86 | $\ldots$ | CS42 | CS38 | CS34 |
|  |  |  | DI2 | CS93 | CS89 | CS85 | $\ldots$ | CS41 | CS37 | CS33 |
|  |  |  | DI3 | CS92 | CS88 | CS84 | $\cdots$ | CS40 | CS36 | CS32 |

(B) Serial Input Mode

| L/R | EIO1 | EIO2 | DATA INPUT | NUMBER OF CLOCKS |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 64 CLOCK | 63 CLOCK | 62CLOCK | ... | 3 CLOCK | 2 CLOCK | 1 CLOCK |
| L | Seg_end Output | Com_FLM Input | DIO | CSO | CS1 | CS2 | ... | CS61 | CS62 | CS63 |
|  |  |  | DI1 | X | X | X | X | X | X | X |
|  |  |  | DI2 | X | X | X | X | X | X | X |
|  |  |  | DI3 | X | X | X | X | X | X | X |
| H | Com_FLMInput | Seg_end Output | DIO | CS95 | CS94 | CS93 | ... | CS34 | CS33 | CS32 |
|  |  |  | DI1 | X | X | X | X | X | X | X |
|  |  |  | DI2 | X | X | X | X | X | X | X |
|  |  |  | DI3 | X | X | X | X | X | X | X |

COMMON SIDE OF MIX MODE

| L/R | DATA TRANSFER DIRECTION | EIO1 | EIO2 |
| :---: | :---: | :---: | :---: |
| L | CS95 $\rightarrow$ CS62 | Seg_end output | Input |
| H | CS0 $\rightarrow$ CS31 | Input | Seg_end output |

NOTES:

- L: V $\mathrm{VS}_{\mathrm{SS}}(0 \mathrm{~V}), \mathrm{H}: \mathrm{V}_{\mathrm{DD}}(+2.5$ to $+5.5 \mathrm{~V})$, X : Don't care
- "Don't care" should be fixed to "H" or "L", avoiding floating.


### 8.2.3 Connection examples of plural segment drivers in 4-bits interface( 288 segment )

(a) When the $L / R$ register set " $L$ " level

(b) When the L/R register set "H" level


### 8.2.4 Timing chart of 4-device cascade connection of segment drivers



### 8.2.5 Connection examples for signal common drivers ( 96 common)

(c) When the $L / R$ register set " $L$ " level

(d) When the L/R register set "H" level


### 8.2.6 Connection examples for plural common/segment (mix mode) drivers

The mix mode is $1 / 16,1 / 32,1 / 48,1 / 64,1 / 80,1 / 96$ duty mode
(e) When the $L / R$ register set " $L$ " level

(f) When the L/R register set "H" level


## 9. PRECAUTIONS

Precautions when connecting or disconnecting the power supply

This IC has a high-voltage LCD driver, so a high current that may flow if voltage is supplied to the LCD drive power supply while the logic system power supply is floating may permanently damage it. The details are as follows,
When connecting the power supply, connect the LCD drive power after connecting the logic system power. Furthermore, when disconnecting the power, disconnect the logic system power after disconnecting the LCD drive power

And when connecting the logic power supply, the logic condition of this IC inside is insecure. Therefore connect the LCD drive power supply after resetting logic condition of this IC inside on XDISPOFF function. After that, cancel the XDISPOFF function after the LCD drive power supply has become stable. Furthermore, when disconnecting the power, set the LCD drive output pins to level $\mathrm{V}_{\mathrm{Ss}}$ on XDISPOFF function. Then disconnect the logic system power after disconnecting the LCD drive power.

When connecting the power supply, follow the recommended sequence shown here


## 10. HARDWARE CIRCUIT DESCRIPTION

## The LCD Data Bus Interface

There are two kinds of interfaces for LCD data bus. One is 4-bit parallel data interface and the other is the serial interface. These two kinds of interfaces are selected by setting the P/S bit in the "Interface Control Selection" register, and see detail in the Table 1. D1~D3 on data bus must be fixed to ground when " 1 " for P/S bit is selected.

Table 1

| P/S | Data Bus Mode |
| :---: | :---: |
| 1 | Parallel Interface(D0~D3) |
| 0 | Serial Interface (D0) |

## The Command Registers Setting Interface

The command registers for ST8009 is setting by serial interface, SCLK and SID. The timing of serial interface is shown in Fig. 1 and Fig. 2 Both SCLK and SID must be connected to pull-up resistors.

## START AND STOP CONDITIONS

Both SID and SCLK must be kept at high when the bus is not busy, and if SCLK is high at the falling edge of SID, ST8009 will enter the "Start Condition" for beginning to receive command. Otherwise, if SCLK is high at the rising edge of SID, ST8009 will enter the "Stop Condition" for finishing command transfer. The start and stop conditions are illustrated in Fig. 3


Fig . 1 Write command timing diagram


Fig . 2 Bit transfer


Fig . 3 Definition of START and STOP conditions

## The Power Supply Circuits

The power supply circuits generate the LCD bias for LCD drive. The power supply circuits are consisted of booster circuit, voltage regulator circuit, and voltage follower circuit. They only enabled when ST8009 is in common mode or common/segment mode. The power
supply circuits can turn on or turn off the booster circuit, voltage regulator circuit, and voltage follower circuit independently by setting the "Power Control Set" register. Table 2 shows the detail for "Power Control Set" register.

Table2

| Bit |  | Function |  | Status |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| "1" | "0" |  |  |  |  |
| D2 | D1 | D0 | Booster circuit control bit | ON |  |
| D2 | D1 | D0 | Voltage regulator circuit control bit (V/R circuit) | ON |  |
| D2 | D1 | D0 | Voltage follower circuit control bit (V/F circuit) | OFF |  |

## The Step-up Voltage Circuits

By applying the step-up voltage circuit for ST8009, it is possible to produce a voltage which is $2,3,4,5$, or 6 times of $V_{D D}$ level. Here must notice that the 6X step-up application only support for $V_{D D}$ less than +2.7 V , or the ST8009 may be damaged permanently by $\mathrm{V}_{\text {out }}$ over +16 V . By the same reason, the 5 X step-up application only can be used when $\mathrm{V}_{\mathrm{DD}}$ inside +3.3 V ,
and the 4X step-up application circuit only can be used when $V_{D D}$ inside +4 V . If the voltage of $\mathrm{V}_{\text {OUt }}$ which is generated by ST8009 internal booster circuit is almost over absolute maximum voltage( +16 V ), we suggest using the external voltage regulator to stabilize the $\mathrm{V}_{\mathrm{DD}}$ power, or the $\mathrm{V}_{\text {Out }}$ may be over the absolute maximum voltage $(+16 \mathrm{~V})$ when the $\mathrm{V}_{\mathrm{DD}}$ power is not stable.


Fig 4.1


Fig 4.2

* The $V_{D D}$ voltage range must be set properly so that the voltage on $V_{O U T}$ does not exceed the absolute maximum rated value.


## The Voltage Regulator Circuit

There is a high-accuracy digital to analog circuit with 64-level electronic volume function and variable resistor inside ST8009. Systems can be constructed without high-accuracy voltage regulator circuit, if the voltage on $\mathrm{V}_{\text {OUt }}$ terminal is much less than absolute maximum voltage. ( $\mathrm{V}_{\text {REG }}$ thermal gradients approximate $-0.15 \% /{ }^{\circ} \mathrm{C}$ ). Through using the V0 voltage regulator internal resistors and the electronic volume function, the liquid crystal power supply voltage VO can be

$$
\begin{aligned}
V 0 & =\left(1+\frac{R b}{R a}\right) \bullet V_{E V} \\
& =\left(1+\frac{R b}{R a}\right) \bullet\left(1-\frac{\alpha}{200}\right) \bullet V_{R E G} \\
& {\left[\because V_{\mathrm{EV}}=\left(1-\frac{\alpha}{200}\right) \bullet V_{R E G}\right] }
\end{aligned}
$$

controlled by command register alone (without adding any external resistors), and making it possible to adjust the liquid crystal display brightness. The V0 voltage can be calculated using following equation over the range where $\mid$ VO $\left|<\left|V_{\text {OUT }}\right|\right.$
$V_{\text {REG }}$ is the IC-internal fixed voltage supply, and its voltage at $\mathrm{Ta}=25^{\circ} \mathrm{C}$ is as shown in Table 4.


Fig .5

| Part no. | Equipment Type | Thermal Gradient | V $_{\text {REG }}$ |
| :---: | :---: | :---: | :---: |
| ST8009 | Internal Power Supply | $-0.15 \% /{ }^{\circ} \mathrm{C}$ | 2.1 V |

## Table4

$\alpha$ is set to one of the 64 possible levels by the electronic volume function depending on the data set in the 6-bit electronic volume register. Table 5 shows the value for $\alpha$ depending on the electronic volume register settings. $\mathrm{Rb} / \mathrm{Ra}$ is the V 0 voltage regulator internal resistor ratio, and can be set to 8 different levels through the Vo voltage regulator internal resistor ratio set command. The $\mathrm{Rb} / \mathrm{Ra}$ ratio assumes the values shown in Table 6 depending on the 3-bit data settings in the $V_{D D}$ voltage

Table5

| D5 | D4 | D3 | D2 | D1 | D0 | $\boldsymbol{\alpha}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 63 |
| 0 | 0 | 0 | 0 | 0 | 1 | 62 |
| 0 | 0 | 0 | 0 | 1 | 0 | 61 |
|  |  |  | $\vdots$ |  |  | $\vdots$ |
| 1 | 1 | 1 | $\vdots$ | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 | 1 | 0 |

V0 voltage regulator internal resistance ratio register value and ( $1+\mathrm{Rb} / \mathrm{Ra}$ ) ratio (Reference value) regulator internal resistor ratio register.

Table6

| Register |  |  | ST8009 |
| :---: | :---: | :---: | :---: |
| D2 | D1 | D0 | $(1)-0.15 \% /{ }^{\circ} \mathrm{C}$ |
| 0 | 0 | 0 | 5.0 |
| 0 | 0 | 1 | 5.22 |
| 0 | 1 | 0 | 5.48 |
| 0 | 1 | 1 | 5.76 |
| 1 | 0 | 0 | 6.07 |
| 1 | 0 | 1 | 6.42 |
| 1 | 1 | 0 | 6.81 |
| 1 | 1 | 1 | 7.25 |



## The LCD Voltage Generator Circuit

The VO voltage is produced by a resistive voltage divider within the IC, and can be produced at the V1, V2, V3, and V4 voltage levels required for liquid crystal driving. Moreover, when the voltage follower changes the impedance, it provides $\mathrm{V} 1, \mathrm{~V} 2, \mathrm{~V} 3$ and V 4 to the liquid crystal drive circuit.

## Reference Circuit Examples

1. When the step-up circuit, voltage regulating circuit and V/F circuit are used.
(Example with 4 x setup-up)

2. When only the voltage regulator circuit and V/F circuit are used

3. When only the V/F circuit is used

4. When the built-in power is not use

5. When the built-in power circuit is used to drive a liquid crystal panel with heavy load, it is recommended to connect an external resistor to stabilize potentials of V1, V2, V3 and V4 which are output from the built-in voltage follower.


R4 : $100 \mathrm{~K} \Omega \sim 1 \mathrm{M} \Omega$, it is recommended to set an optimum resistance value for R4 according to the quality of liquid crystal display and the drive waveform

* 1. Because the VR terminal input impedance is high, use short leads and shielded lines.
* 2. C1 and C2 are determined by the size of the LCD being driven. Select a value that can stabilize the liquid crystal drive voltage in the Table 7.

| Item | Set value | units |
| :---: | :---: | :---: |
| c 1 | 1.0 to 4.7 | uF |
| c 2 | 0.1 to 4.7 | uF |

## Table7

Following steps are the examples about how to determine the value for these capacitors:

- Turn the voltage regulator circuit and voltage follower circuit on and supply a voltage to $\mathrm{V}_{\text {OUT }}$ externally.
- Determine C2 by displaying an LCD pattern with a heavy load (such as horizontal stripes), and select a value for C 2 that can stabilize the liquid crystal drive voltages (V1 to V4). Note that all C2 capacitors must have the same capacitance value.
- Next, turn on all the power supply circuits to determine C1


## 11. INSTRUCTION TABLE

| Instruction |  |  |  |  |  |  |  | Description |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
|  | D7 | D6 | D5 | D4 | D3 | D2 | D1 |  | Destruction Code |
| Interface control <br> selection | 0 | 0 | 0 | 0 | 0 | M | LR | PS | Interface selection and set |
| Software Reset | 0 | 0 | 0 | 1 | 0 | 0 | 0 | RST | Software reset, when set the register <br> then the ST8009 will be reset |
| LCD Duty selection | 0 | 0 | 1 | 0 | 0 | DU2 | DU1 | DU0 | The register can select the LCD duty <br> numbers |
| LCD Bias Set | 0 | 0 | 1 | 1 | 0 | B2 | B1 | B0 | The register can select the LCD bias |
| Power Controller Set | 0 | 1 | 0 | 1 | 0 | B | R | F | Set the power mode. The register <br> contain three power circuits can <br> select (booster, regulator, follow) |
| Booster Frequency <br> Set | 1 | 0 | 0 | 0 | 0 | F2 | F1 | F0 | Set the booster frequency |
| V0 Voltage Regulator <br> Internal Resistor Ratio <br> Set | 1 | 0 | 0 | 1 | 0 | Rab2 | Rab1 | Rab0 | Select internal resistor ratio (Ra/Rb) <br> mode |
| Electronic Volume <br> Register Set | 1 | 1 | E5 | E4 | E3 | E2 | E1 | E0 | Set the V0 output voltage electronic <br> volume register |

## 12. INSTRUCTION DESCRIPTION

The ST8009 identify the data bus signals by a combination between SID and SCLK signals.

## Interface Control

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | M | LR | PS |

The register can control frame direction, common, segment, common/segment direction and serial or parallel (4-bits) input data Interface.
M: Frame direction control bit
When $M=$ " Height", the internal frame direction and external frame direction are the same (normally).
When $M=$ " Low", the internal frame direction and external frame direction are adverse.

LR: CS output direction control bit

| $L R=" H "$ | CS0 | $\rightarrow$ | CS95 |
| :---: | :---: | :---: | :---: |
| $L R=" L "$ | CS95 | $\rightarrow$ | CS0 |

PS: Data Interface mode select control bit
When PS="Low", the data input interface is serial When PS=" Height", the data input interface is parallel (4-bits)

## Software Reset

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | RST |

When RST="1", do software reset action.
Software reset need "Start bit" at the beginning to start the action, and also need "Stop bit" at the end to release the initializing state. It is different to other commands so can't set continuously with other commands.
Note: Other commands can be set continuously with only one start bit at beginning and stop bit at end:


LCD Duty Selection

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | 0 | 0 | DU2 | DU1 | DU0 |

"LCD Duty Selection" register can set the duty for LCD display. Detail in the following column:

| DU2 | DU1 | DU0 | COM Num. | SEG Num. |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 96 |
| 0 | 0 | 1 | 16 | 80 |
| 0 | 1 | 0 | 32 | 64 |
| 0 | 1 | 1 | 48 | 48 |
| 1 | 0 | 0 | 64 | 32 |
| 1 | 0 | 1 | 80 | 16 |
| 1 | 1 | 0 | 96 | 0 |
| 1 | 1 | 1 | 96 | 0 |

## LCD Bias Set

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | 1 | 0 | B2 | B1 | B0 |

This register can select the voltage bias ratio which is required for the liquid crystal display. There are eight bias modes can be selected in ST8009.

| B2 | B1 | B0 | Bias select |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | $1 / 4$ |
| 0 | 0 | 1 | $1 / 5$ |
| 0 | 1 | 0 | $1 / 6$ |
| 0 | 1 | 1 | $1 / 7$ |
| 1 | 0 | 0 | $1 / 8$ |
| 1 | 0 | 1 | $1 / 9$ |
| 1 | 1 | 0 | $1 / 10$ |
| 1 | 1 | 1 | $1 / 11$ |

## Power Controller Set

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 0 | B | R | F |

This register can enable or disable the power supply circuit in ST8009. See details in "The Power Supply Circuit".

| B | $\mathbf{R}$ | F | Status |
| :---: | :---: | :---: | :--- |
| 0 | -- | -- | Booster circuit : off |
| 1 | -- | - | Booster circuit : on |
| -- | 0 | -- | Regulator circuit : off |
| -- | 1 | -- | Regulator circuit : on |
| -- | -- | 0 | Follower circuit : off |
| -- | -- | 1 | Follower circuit : on |

## Booster Frequency Set

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 0 | 0 | 0 | F2 | F1 | F0 |

This register can select one of the booster frequency in the following column:

| F2 | F1 | F0 | Booster Frequency |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 1 K |
| 0 | 0 | 1 | 2 K |
| 0 | 1 | 0 | 3 K |
| 0 | 1 | 1 | 4 K |
| 1 | 0 | 0 | 5 K |
| 1 | 0 | 1 | 6 K |
| 1 | 1 | 0 | $7 K$ |
| 1 | 1 | 1 | 8 K |

## V0 Voltage Regulator Internal Resistor Ratio Set

This register can set the V0 voltage regulator internal resistor ratio.

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 0 | 1 | 0 | Rab2 | Rab1 | Rab0 |


| Rab2 | Rab1 | Rab0 | Ra/Rb Ratio |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | Small |
| 0 | 0 | 1 |  |
| 0 | 1 | 0 |  |
| 0 | 1 | 1 |  |
| 1 | 0 | 0 |  |
| 1 | 0 | 1 |  |
| 1 | 1 | 0 | $\downarrow$ |
| 1 | 1 | 1 | Large |

## Electronic Volume Register Set

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | E5 | E4 | E3 | E2 | E1 | E0 |

This register can control the V0 in 64 steps of voltage level to adjust the brightness of the liquid crystal display. This register had better set under 0xE0. Because when the value of this register set over $0 x E 0$, the V 0 will be inaccuracy. The inaccurate value of V0 will exceed in $\pm 0.1 \mathrm{~V}$ when this register set over $0 x E 0$. By this limit, if we need a higher voltage for V0, we had better set the bigger value for "V0 Voltage Regulator Internal Resistor Ratio" register, and then adjust the value of "Electronic Volume" register to produce the proper voltage for V0 terminal.


## Initializing by internal Reset circuit

An internal reset circuit initializes the ST8009 after software reset has set. Following are the initial value of command registers after software reset:

1. Interface control selection

FR: 0
LR: 0
PS: 1
2. LCD Duty selection

The segment mode ( 96 segments) is selected by default.
3. LCD Bias Set
$1 / 4$ bias is selected by default.
4. Power Controller Set

All the power circuits (booster, regulator and follower) will be turned off by default.
5. Booster Frequency Set

Volume is 100 by default
6. V0 Voltage Regulator Internal Resistor Ratio Set

Volume is 100 by default
7. Electronic Volume Register Set

Volume is 100000 by default


## Power on Flow



Power off Flow


## 13. ABSOLUTE MAXIMUM RATINGS

| PARAMETER | SYMBOL | APPLICABLE PINS | RATING | UNIT | NOTE |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage (1) | $V_{D D}$ | $V_{D D}$ | 2.5~5.5 | V | 1,2 |
| Supply voltage (2) | V1 | V1 | $V_{D D}+10 \sim V_{D D}+0.3$ | V |  |
|  | V2 | V2 | $V_{D D}+10 \sim V_{D D}+0.3$ |  |  |
|  | V3 | V3 | $-0.3 \sim V_{S S}+10$ | V |  |
|  | V4 | V4 | $-0.3 \sim V_{S S}+10$ | V |  |
| Input voltage | VI | D14-DIO, XCK, FR, EIO1, EIO2, XDISPOFF | -0.3 to $V_{D D}+0.3$ | V |  |
| Storage temperature | TSTG |  | -45 to +125 | ${ }^{\circ} \mathrm{C}$ |  |

## NOTES:

1. $\mathrm{TA}=+25^{\circ} \mathrm{C}$
2. The maximum applicable voltage on any pin with respect to $\mathrm{V}_{\mathrm{SS}}(0 \mathrm{~V})$.

## 14. RECOMMENDED OPERATING CONDITIONS

| PARAMETER | SYMBOL | APPLICABLE PINS | MIN. | TYP. | MAX. | UNIT | NOTE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage (1) | $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{DD}}$ | +2.5 |  | +5.5 | V | 1,2 |
| Supply voltage (2) | V 0 | V 0 | +5.0 |  | +16.0 | V |  |
| Operating temperature | TOPR |  | -20 |  | +85 | ${ }^{\circ} \mathrm{C}$ |  |

## NOTES:

1. The applicable voltage on any pin with respect to $\mathrm{V}_{\mathrm{SS}}(0 \mathrm{~V})$.
2. Ensure that voltages are set such that $\mathrm{V} 0 \geqq \mathrm{~V} 1 \geqq \mathrm{~V} 2 \geqq \mathrm{~V} 3 \geqq \mathrm{~V} 4 \geqq \mathrm{~V}_{\text {Ss }}$.

## 15. ELECTRICAL CHARACTERISTICS

### 15.1 DC Characteristics

| (Segment Mode) ( $\mathrm{V}_{\text {SS }}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=+2.5$ to $+5.5 \mathrm{~V}, \mathrm{~V} 0=+5.0$ to +16.0 V , Topr $=-20$ to $\left.+85^{\circ} \mathrm{C}\right)$ |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | CONDITIONS |  | APPLICABLE PINS | MIN. | TYP. | MAX. | UNIT | NOTE |
| Input "Low" voltage | VIL |  |  | DI7-DIO, XCK, FR, EIO1, |  |  | $0.2 \mathrm{~V}_{\mathrm{DD}}$ | V |  |
| Input "High" voltage | VIH |  |  | EIO2,XDISPOFF | $0.8 \mathrm{~V}_{\mathrm{DD}}$ |  |  | V |  |
| Output "Low" voltage | Vol | $\mathrm{loL}=+0$ | .4 mA |  |  |  | +0.4 | V |  |
| Output "High" voltage | Vor | $\mathrm{IOH}=-0$ | .4 mA |  | $\mathrm{V}_{\mathrm{DD}}-0.4$ |  |  | V |  |
|  | ILIL |  | $=V_{\text {SS }}$ | DI7-DIO, XCK, LP, FR, |  |  | -10 | $\mu \mathrm{A}$ |  |
|  | ІІнн |  | $=\mathrm{V}_{\mathrm{DD}}$ | EIO1, EIO2,XDISPOFF |  |  | +10 | $\mu \mathrm{A}$ |  |
| Output resistance | Ron | $\begin{aligned} & \|\Delta \mathrm{Von}\| \\ & =0.5 \mathrm{~V} \end{aligned}$ | $V 0=16 \mathrm{~V}$ | CS0-CS95 |  | 1.0 | 1.5 | k $\Omega$ |  |
| Standby current | Іstb |  |  | $\mathrm{V}_{\text {SS }}$ |  |  | 5.0 | $\mu \mathrm{A}$ | 1 |
| $\begin{aligned} & \text { Supply current (1) } \\ & \text { (Non-selection) } \end{aligned}$ | lod1 |  |  | $V_{D D}$ |  |  | 2.0 | mA | 2 |
| $\begin{aligned} & \text { Supply current (2) } \\ & \text { (Selection) } \end{aligned}$ | IdD2 |  |  | $V_{D D}$ |  |  | 7.0 | mA | 3 |
| Supply current (3) | 10 |  |  | V0 |  |  | 0.9 | mA | 4 |

## NOTES:

1. $\mathrm{V}_{\mathrm{DD}}=+5.0 \mathrm{~V}, \mathrm{~V} 0=+16.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{SS}}$.
2. $\mathrm{V}_{\mathrm{DD}}=+5.0 \mathrm{~V}, \mathrm{~V} 0=+16.0 \mathrm{~V}, \mathrm{f}_{\mathrm{Xck}}=8 \mathrm{MHz}$, no-load, $\mathrm{El}=\mathrm{V}_{\mathrm{DD}}$. The input data is turned over by data taking clock (4-bit parallel input mode).
3. $\mathrm{V}_{\mathrm{DD}}=+5.0 \mathrm{~V}, \mathrm{~V} 0=+16.0 \mathrm{~V}, \mathrm{fxCk}=8 \mathrm{MHz}, \mathrm{f}_{\mathrm{LP}}=19.2 \mathrm{kHz}, \mathrm{f}_{\mathrm{FR}}=80 \mathrm{~Hz}$, no-load. The input data is turned over by data taking clock (4-bit parallel input mode).
(Common Mode) ( $\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=+2.5$ to $+5.5 \mathrm{~V}, \mathrm{VO}=+5.0$ to +16.0 V , $\mathrm{TOPR}^{2}=-20$ to $+85^{\circ} \mathrm{C}$ )

| PARAMETER | SYMBOL | CONDITIONS |  | APPLICABL E PINS | MIN. | TYP. | MAX. | UNIT | NOTE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input "Low" voltage | VIL |  |  | $\begin{aligned} & \text { DI4-DIO, XCK, FR, } \\ & \text { EIO1, EIO2, } \\ & \text { XDISPOFF } \end{aligned}$ |  |  | $0.2 \mathrm{~V}_{\text {DD }}$ | V |  |
| Input "High" voltage | VIH |  |  |  | $0.8 \mathrm{~V}_{\text {DD }}$ |  |  | V |  |
| Output "Low" voltage | Vol | $\mathrm{loL}=+0.4 \mathrm{~mA}$ |  | EIO1, EIO2 |  |  | +0.4 | V |  |
| Output "High" voltage | Vон | Іон $=-0.4 \mathrm{~mA}$ |  |  | $\mathrm{V}_{\mathrm{DD}}-0.4$ |  |  | V |  |
| Input leakage current | ILII | $\mathrm{V}_{1}=\mathrm{V}_{\text {SS }}$ |  | DI4-DIO, XCK, FR, P/S, EIO1, EIO2, XDISPOFF |  |  | -10.0 | $\mu \mathrm{A}$ |  |
|  | ILıH | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{DD}}$ |  | DI4-DI0,FR,XDISPOFF |  |  | +10.0 | $\mu \mathrm{A}$ |  |
| Input pull-down current | IPD | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{DD}}$ |  | XCK, EIO1, EIO2 |  |  | 100 | $\mu \mathrm{A}$ |  |
| Output resistance | Ron | $\mid \Delta \mathrm{V}$ on $\mid=0.5 \mathrm{~V}$ | $\mathrm{V} 0=16 \mathrm{~V}$ | CS0-CS95 |  | 1.0 | 1.5 | k $\Omega$ |  |
| Standby current | IspD |  |  | $\mathrm{V}_{\text {ss }}$ |  |  | 5.0 | $\mu \mathrm{A}$ | 1 |
| Supply current (1) | IdD |  |  | $V_{D D}$ |  |  | 80 | $\mu \mathrm{A}$ | 2 |
| Supply current (2) | 10 |  |  | V0 |  |  | 130 | $\mu \mathrm{A}$ | 2 |

## NOTES:

1. $\mathrm{V}_{\mathrm{DD}}=+5.0 \mathrm{~V}, \mathrm{~V} 0=+16.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{SS}}$
2. $\mathrm{V}_{\mathrm{DD}}=+5.0 \mathrm{~V}, \mathrm{~V} 0=+16.0 \mathrm{~V}$, fLP $=19.2 \mathrm{kHz}, \mathrm{f} \mathrm{fR}=80 \mathrm{~Hz}, 1 / 96$ duty operation, no-load.

### 15.2 AC Characteristics

(Segment Mode 1) ( $\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=+2.5$ to $+3.0 \mathrm{~V}, \mathrm{~V} 0=+5.0$ to +16.0 V , $\left.\mathrm{Topr}^{2}=-2010+85^{\circ} \mathrm{C}\right)$

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP. | MAX. | UNIT | NOTE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Shift clock period | twck | $\mathrm{t}_{\mathrm{R}, \mathrm{t}} \leq \leq 11 \mathrm{~ns}$ | 125 |  |  | ns | 1 |
| Shift clock "H" pulse width | twckh |  | 51 |  |  | ns |  |
| Shift clock "L" pulse width | twckL |  | 51 |  |  | ns |  |
| Data setup time | tos |  | 30 |  |  | ns |  |
| Data hold time | toh |  | 40 |  |  | ns |  |
| Latch pulse "H" pulse width | twLPH |  | 51 |  |  | ns |  |
| Shift clock rise to latch pulse rise time | tıo |  | 0 |  |  | ns |  |
| Shift clock fall to latch pulse fall time | ts |  | 51 |  |  | ns |  |
| Latch pulse rise to shift clock rise time | tıs |  | 51 |  |  | ns |  |
| Latch pulse fall to shift clock fall time | tıH |  | 51 |  |  | ns |  |
| Latch pulse fall to shift clock rise time | tısw |  | 50 |  |  | ns |  |
| Enable setup time | ts |  | 36 |  |  | ns |  |
| Input signal rise time | $t_{R}$ |  |  |  | 50 | ns | 2 |
| Input signal fall time | $\mathrm{t}_{\mathrm{F}}$ |  |  |  | 50 | ns | 2 |
| DISPOFF removal time | tsD |  | 100 |  |  | ns |  |
| DISPOFF "L" pulse width | twd |  | 1.2 |  |  | $\mu \mathrm{s}$ |  |
| Output delay time (1) | to | $\mathrm{CL}=15 \mathrm{pF}$ |  |  | 78 | ns |  |
| Output delay time (2) | tPD1, tPD2 | $\mathrm{CL}=15 \mathrm{pF}$ |  |  | 1.2 | $\mu \mathrm{s}$ |  |
| Output delay time (3) | tpD3 | $\mathrm{CL}=15 \mathrm{pF}$ |  |  | 1.2 | $\mu \mathrm{s}$ |  |

## NOTES:

1. Takes the cascade connection into consideration.
2. (twck - twcкн - twckı)/2 is maximum in the case of high speed operation.
(Segment Mode 2) $\quad\left(\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=+5.0 \pm 0.5 \mathrm{~V}, \mathrm{~V} 0=+5.0\right.$ to +16.0 V , ToPR $=-20$ to $\left.+85^{\circ} \mathrm{C}\right)$

| PARAMETER | SYMBOL | CONDITIONS | MIN. | TYP. | MAX. | UNIT | NOTE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Shift clock period | twck | $\mathrm{t}_{\mathrm{R}, \mathrm{tF}} \leq 10 \mathrm{~ns}$ | 66 |  |  | ns | 1 |
| Shift clock "H" pulse width | twckh |  | 23 |  |  | ns |  |
| Shift clock "L" pulse width | twckl |  | 23 |  |  | ns |  |
| Data setup time | tos |  | 15 |  |  | ns |  |
| Data hold time | toh |  | 23 |  |  | ns |  |
| Latch pulse "H" pulse width | twLPh |  | 30 |  |  | ns |  |
| Shift clock rise to latch pulse rise time | tıo |  | 0 |  |  | ns |  |
| Shift clock fall to latch pulse fall time | tsL |  | 50 |  |  | ns |  |
| Latch pulse rise to shift clock rise time | tıs |  | 30 |  |  | ns |  |
| Latch pulse fall to shift clock fall time | tıH |  | 30 |  |  | ns |  |
| Latch pulse fall to shift clock rise time | tısw |  | 50 |  |  | ns |  |
| Enable setup time | ts |  | 15 |  |  | ns |  |
| Input signal rise time | $t_{R}$ |  |  |  | 50 | ns | 2 |
| Input signal fall time | $\mathrm{tF}_{\text {F }}$ |  |  |  | 50 | ns | 2 |
| DISPOFF removal time | tsd |  | 100 |  |  | ns |  |
| DISPOFF "L" pulse width | twd |  | 1.2 |  |  | $\mu \mathrm{s}$ |  |
| Output delay time (1) | to | $\mathrm{CL}=15 \mathrm{pF}$ |  |  | 41 | ns |  |
| Output delay time (2) | tpD1, tpD2 | $\mathrm{CL}=15 \mathrm{pF}$ |  |  | 1.2 | $\mu \mathrm{s}$ |  |
| Output delay time (3) | tpD3 | $C L=15 \mathrm{pF}$ |  |  | 1.2 | $\mu \mathrm{s}$ |  |

## NOTES:

1. Takes the cascade connection into consideration.
2. (twck - twскн - twckl)/2 is maximum in the case of high speed operation.
(Segment Mode 3) $\quad\left(\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=+3.0\right.$ to $+4.5 \mathrm{~V}, \mathrm{VO}=+5.0$ to +16.0 V , $\left.\mathrm{TOPR}^{2}=-2010+85^{\circ} \mathrm{C}\right)$

| PARAMETER | SYMBOL | CONDITIONS | MIN. | TYP. | MAX. | UNIT | NOTE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Shift clock period | twck | $\mathrm{t}_{\mathrm{R}, \mathrm{t}} \leq \leq 10 \mathrm{~ns}$ | 82 |  |  | ns | 1 |
| Shift clock "H" pulse width | twckh |  | 28 |  |  | ns |  |
| Shift clock "L" pulse width | twckl |  | 28 |  |  | ns |  |
| Data setup time | tos |  | 20 |  |  | ns |  |
| Data hold time | toh |  | 23 |  |  | ns |  |
| Latch pulse "H" pulse width | twLPH |  | 30 |  |  | ns |  |
| Shift clock rise to latch pulse rise time | tıD |  | 0 |  |  | ns |  |
| Shift clock fall to latch pulse fall time | tsL |  | 51 |  |  | ns |  |
| Latch pulse rise to shift clock rise time | tıs |  | 30 |  |  | ns |  |
| Latch pulse fall to shift clock fall time | tıH |  | 30 |  |  | ns |  |
| Latch pulse fall to shift clock rise time | tısw |  | 50 |  |  | ns |  |
| Enable setup time | ts |  | 15 |  |  | ns |  |
| Input signal rise time | $\mathrm{t}_{\mathrm{R}}$ |  |  |  | 50 | ns | 2 |
| Input signal fall time | $\mathrm{tF}_{F}$ |  |  |  | 50 | ns | 2 |
| DISPOFF removal time | tsd |  | 100 |  |  | ns |  |
| DISPOFF "L" pulse width | twol |  | 1.2 |  |  | $\mu \mathrm{s}$ |  |
| Output delay time (1) | to | $\mathrm{CL}=15 \mathrm{pF}$ |  |  | 57 | ns |  |
| Output delay time (2) | tpD1, tPD2 | $\mathrm{CL}=15 \mathrm{pF}$ |  |  | 1.2 | $\mu \mathrm{s}$ |  |
| Output delay time (3) | tpD3 | $C L=15 \mathrm{pF}$ |  |  | 1.2 | $\mu \mathrm{s}$ |  |

NOTES: 1. Takes the cascade connection into consideration.
2. (twck - twскн - twckl)/2 is maximum in the case of high speed operation.
(Common Mode) $\quad\left(\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=+2.5\right.$ to $+5.5 \mathrm{~V}, \mathrm{~V} 0=+5.0$ to +16.0 V , $\left.\mathrm{TopR}^{2}=-2010+85^{\circ} \mathrm{C}\right)$

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Shift clock period | twlp | $\mathrm{t}_{\mathrm{R}}, \mathrm{t}_{\mathrm{F}} 20 \mathrm{~ns}$ | 250 |  |  | ns |
| Shift clock "H" pulse width | twLph | $\begin{gathered} V_{D D}=5 \pm 0.5 \mathrm{~V} \\ V_{D D}=2.5 \sim 4.5 \mathrm{~V} \end{gathered}$ | $\begin{aligned} & 15 \\ & 30 \end{aligned}$ |  |  | ns |
| Data setup time | tsu |  | 30 |  |  | ns |
| Data hold time | $t_{H}$ |  | 50 |  |  | ns |
| Input signal rise time | $t_{R}$ |  |  |  | 50 | ns |
| Input signal fall time | $\mathrm{t}_{\mathrm{F}}$ |  |  |  | 50 | ns |
| DISPOFF removal time | tsd |  | 100 |  |  | ns |
| DISPOFF "L" pulse width | twdL |  | 1.2 |  |  | us |
| Output delay time (1) | tbL | CL=10pF |  |  | 200 | ns |
| Output delay time (2) | tPD1, tPD2 | CL=10pF |  |  | 1.2 | us |
| Output delay time (3) | tpD3 | CL=10pF |  |  | 1.2 | us |

### 15.3 Timing Chart of Segment Mode



* $\mathrm{n}=40$ in 4-bit parallel input mode
*n = 120 in serial input mode


Timing Characteristics (3)
(Common Mode) $\quad\left(\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=+2.5\right.$ to $+5.5 \mathrm{~V}, \mathrm{~V} 0=+5.0$ to +16.0 V , TopR $=-20$ to $+85^{\circ} \mathrm{C}$ )

| PARAMETER | SYMBOL | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Shift clock period | twlp | $\mathrm{t}_{\mathrm{R}, \mathrm{t}} \leq \leq 20 \mathrm{~ns}$ | 250 |  |  | ns |
| Shift clock "H" pulse width | twLph | $\mathrm{V}_{\mathrm{DD}}=+5.0 \pm 0.5 \mathrm{~V}$ | 15 |  |  | ns |
|  |  | $V_{D D}=+2.5+4.5 \mathrm{~V}$ | 30 |  |  | ns |
| Data setup time | tsu |  | 30 |  |  | ns |
| Data hold time | th |  | 50 |  |  | ns |
| Input signal rise time | tr |  |  |  | 50 | ns |
| Input signal fall time | $\mathrm{t}_{\mathrm{F}}$ |  |  |  | 50 | ns |
| DISPOFF removal time | tsD |  | 100 |  |  | ns |
| DISPOFF "L" pulse width | twol |  | 1.2 |  |  | $\mu s$ |
| Output delay time (1) | toL | $\mathrm{CL}=15 \mathrm{pF}$ |  |  | 200 | ns |
| Output delay time (2) | $\mathrm{tPD} 1, ~_{\text {t PD2 }}$ | $\mathrm{CL}=15 \mathrm{pF}$ |  |  | 1.2 | $\mu \mathrm{S}$ |
| Output delay time (3) | $\mathrm{t}_{\text {PD3 }}$ | $\mathrm{CL}=15 \mathrm{pF}$ |  |  | 1.2 | $\mu s$ |

15.4 Timing Chart of Common Mode

15.5 Application Timing Block:

15.6 Parallel vs. Serial Interface Diagram:


## 16. Application Circuit

(a) When only use one ST8009 in mix mode (64X32)

(b) When use one ST8009 and two ST8011 (240X96)

(c) When use one ST8009 and two ST8008 (160X96)

(d) When use one ST8009 and one ST8008 (112X64)


| ST8009 Serial Specification Revision History |  |  |
| :---: | :---: | :--- |
| ST8009 Serial Specification Revision History |  |  |
| Version | Date | Description |
| 0.0 | $2003 / 12 / 25$ | Preliminary version |
| 0.1 | $2004 / 1 / 28$ | Modify registers |
| 0.2 | $2004 / 3 / 11$ | Modify registers |
| 0.3 | $2004 / 4 / 5$ | Add application timing block disgram |
| 0.4 | $2004 / 5 / 20$ | Add initial flow |
| 0.5 | $2004 / 09 / 08$ | Define timing of segment Mode. P41~P44 |
| 0.6 | $2005 / 02 / 14$ | Revise graph of ST8008,ST8011(SID, SCLK) |
| 0.7 | $2005 / 04 / 19$ | Modify stand-by current to 5uA (max) |
| 1.0 | $2005 / 05 / 12$ | New version update |
| 1.1 | $2006 / 11 / 01$ | Fixing the XCS error in the fig.1 |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |

