



**SOLOMON SYSTECH  
SEMICONDUCTOR TECHNICAL DATA**

---

**SSD7317**

***Product Preview***

**128 x 96 Dot Matrix  
OLED/PLED Segment/Common Driver  
with Integrated Touch Controller**

This document contains information on a product under development. Solomon Systech reserves the right to change or discontinue this product without notice.

<http://www.solomon-systech.com>

**SSD7317**

Rev 0.11 | P 1/37 | Nov 2018

Copyright © 2018 Solomon Systech Limited



### Appendix: IC Revision history of SSD7317 Specification

Version	Change Items	Effective Date
0.10	1 <sup>st</sup> Release	21-Mar-18
0.11	Update Product Features Update Pin Description for BS[3:0], D[7:4] and revise typo in TD[2:0] Update Figure 1-1: Application Example	23-Nov-18

## CONTENTS

<b>1</b>	<b>GENERAL DESCRIPTION</b> .....	<b>6</b>
<b>2</b>	<b>FEATURES</b> .....	<b>6</b>
<b>3</b>	<b>ORDERING INFORMATION</b> .....	<b>7</b>
<b>4</b>	<b>BLOCK DIAGRAM</b> .....	<b>8</b>
<b>5</b>	<b>PIN DESCRIPTION</b> .....	<b>9</b>
<b>6</b>	<b>FUNCTIONAL BLOCK DESCRIPTIONS</b> .....	<b>13</b>
6.1	DISPLAY INTERFACE SELECTION .....	13
6.1.1	Parallel 6800-series Interface .....	13
6.1.2	Parallel 8080-series Interface .....	14
6.1.3	Serial Interface (4-wire SPI) .....	15
6.1.4	Serial Interface (3-wire SPI) .....	16
6.1.5	I <sup>2</sup> C Interface .....	17
6.2	COMMAND DECODER .....	20
6.3	OSCILLATOR CIRCUIT AND DISPLAY TIME GENERATOR .....	20
6.4	FR SYNCHRONIZATION .....	21
6.5	RESET CIRCUIT .....	21
6.6	SEGMENT DRIVERS / COMMON DRIVERS .....	22
6.7	GRAPHIC DISPLAY DATA RAM (GDDRAM) .....	23
6.8	SEG/COM DRIVING BLOCK .....	24
6.9	POWER ON AND OFF SEQUENCE .....	25
6.10	TOUCH ANALOG FRONT-END (TAFE) .....	26
6.11	TOUCH DIGITAL FRONT-END (TDFE) .....	26
6.12	TOUCH MEMORY .....	26
6.13	TOUCH CONTROLLER .....	26
<b>7</b>	<b>SYSTEM FLOW</b> .....	<b>27</b>
<b>8</b>	<b>MAXIMUM RATINGS</b> .....	<b>28</b>
<b>9</b>	<b>DC CHARACTERISTICS</b> .....	<b>29</b>
<b>10</b>	<b>AC CHARACTERISTICS</b> .....	<b>30</b>
<b>11</b>	<b>APPLICATION EXAMPLE</b> .....	<b>36</b>

## TABLES

TABLE 3-1: ORDERING INFORMATION .....	7
TABLE 5-1: PIN DESCRIPTION .....	9
TABLE 5-2: BUS INTERFACE SELECTION .....	9
TABLE 6-1: DISPLAY INTERFACE ASSIGNMENT UNDER DIFFERENT BUS INTERFACE MODE .....	13
TABLE 6-2: CONTROL PINS OF 6800 INTERFACE .....	13
TABLE 6-3: CONTROL PINS OF 8080 INTERFACE .....	15
TABLE 6-4: CONTROL PINS OF 4-WIRE SERIAL INTERFACE .....	15
TABLE 6-5: CONTROL PINS OF 3-WIRE SERIAL INTERFACE .....	16
TABLE 8-1: MAXIMUM RATINGS .....	28
TABLE 9-1: DC CHARACTERISTICS .....	29
TABLE 10-1: AC CHARACTERISTICS .....	30
TABLE 10-2: 6800-SERIES PARALLEL INTERFACE TIMING CHARACTERISTICS .....	31
TABLE 10-3: 8080-SERIES PARALLEL INTERFACE TIMING CHARACTERISTICS .....	32
TABLE 10-4: SERIAL INTERFACE TIMING CHARACTERISTICS (4-WIRE SPI) .....	33
TABLE 10-5: SERIAL INTERFACE TIMING CHARACTERISTICS (3-WIRE SPI) .....	33
TABLE 10-6: I <sup>2</sup> C INTERFACE TIMING CHARACTERISTICS .....	35

## FIGURES

FIGURE 4-1: SSD7317 BLOCK DIAGRAM .....	8
FIGURE 6-1: DATA READ BACK PROCEDURE - INSERTION OF DUMMY READ .....	14
FIGURE 6-2: EXAMPLE OF WRITE PROCEDURE IN 8080 PARALLEL INTERFACE MODE .....	14
FIGURE 6-3: EXAMPLE OF READ PROCEDURE IN 8080 PARALLEL INTERFACE MODE .....	14
FIGURE 6-4: DISPLAY DATA READ BACK PROCEDURE - INSERTION OF DUMMY READ.....	15
FIGURE 6-5: WRITE PROCEDURE IN 4-WIRE SERIAL INTERFACE MODE.....	16
FIGURE 6-6: WRITE PROCEDURE IN 3-WIRE SERIAL INTERFACE MODE.....	16
FIGURE 6-7: I <sup>2</sup> C-BUS DATA FORMAT .....	18
FIGURE 6-8: DEFINITION OF THE START AND STOP CONDITION .....	19
FIGURE 6-9: DEFINITION OF THE ACKNOWLEDGEMENT CONDITION.....	19
FIGURE 6-10: DEFINITION OF THE DATA TRANSFER CONDITION .....	19
FIGURE 6-11: OSCILLATOR CIRCUIT AND DISPLAY TIME GENERATOR.....	20
FIGURE 6-12: FR SYNCHRONIZATION.....	21
FIGURE 6-13: SEGMENT OUTPUT WAVEFORM IN THREE PHASES.....	22
FIGURE 6-14: GDDRAM PAGES STRUCTURE.....	23
FIGURE 6-15: ENLARGEMENT OF GDDRAM (NO ROW RE-MAPPING AND COLUMN-REMAPPING) .....	23
FIGURE 6-16: I <sub>REF</sub> CURRENT SETTING BY RESISTOR VALUE .....	24
FIGURE 6-17: THE POWER ON SEQUENCE .....	25
FIGURE 6-18: THE POWER OFF SEQUENCE .....	25
FIGURE 6-19: FRAME SCAN DURING DISPLAY ON (ACTIVE MODE).....	26
FIGURE 6-20: FRAME SCAN DURING DISPLAY OFF (LOW POWER MODE).....	26
FIGURE 7-1: INTEGRATED TOUCH CONTROLLER SYSTEM FLOW .....	27
FIGURE 10-1: 6800-SERIES PARALLEL INTERFACE CHARACTERISTICS .....	31
FIGURE 10-2: 8080-SERIES PARALLEL INTERFACE CHARACTERISTICS .....	32
FIGURE 10-3: SERIAL INTERFACE CHARACTERISTICS (4-WIRE SPI) .....	33
FIGURE 10-4: SERIAL INTERFACE CHARACTERISTICS (3-WIRE SPI) .....	34
FIGURE 10-5: I <sup>2</sup> C INTERFACE TIMING CHARACTERISTICS .....	35
FIGURE 11-1: APPLICATION EXAMPLE OF SSD7317 WITH TOUCH FUNCTION.....	36

## 1 GENERAL DESCRIPTION

SSD7317 is a single-chip CMOS OLED/PLED driver with Integrated Touch Controller for organic/polymer light emitting diode dot-matrix graphic display system. It consists of 128 segments and 96 commons, and supports In-cell capacitive touch detection on conventional panel structure for 4-key application with plastic or glass cover lens. This IC is designed for Common Cathode type OLED/PLED panel with 4-key touch and 1D slide sensing.

SSD7317 displays data directly from its internal 128 x 96 bits Graphic Display Data RAM (GDDRAM). Data/Commands are sent from general MCU through the hardware selectable I<sup>2</sup>C Interface, 6800-/8080-series compatible Parallel Interface or Serial Peripheral Interface. The 256 steps contrast control and oscillator embedded in SSD7317 reduces the number of external components. SSD7317 is designed to support high brightness panel, with maximum source current reaching 600uA, making it suitable for many compact size applications which require high output brightness, such as wearable electronics, smart home device etc.

## 2 FEATURES

### Power Supply

- $V_{DD} = 1.65V - 3.5V$  (for IC logic)
- $V_{CI} = 3V - 3.5V$  (for Touch analog driving, must be greater than or equal to  $V_{DD}$ )
- $V_{CC} = 8V - 18V$  (for Display panel driving)

### Display

- Resolution: 128 x 96 dot matrix panel
- Segment maximum source current: 600uA
- Common maximum sink current: 76.8mA
- Embedded 128 x 96 bit SRAM display buffer
- Screen saving continuous scrolling function in both horizontal and vertical direction
- Screen saving infinite content scrolling function
- Internal or external  $I_{REF}$  selection
- RAM write synchronization signal
- Programmable Frame Rate and Multiplexing Ratio
- Row Re-mapping and Column Re-mapping
- Power On Reset (POR)
- On-Chip Oscillator
- Dynamic Grayscale

### Touch

- Supports In-cell capacitive touch detection on conventional panel structure for 4-key and 1-D slide application
- 16kB firmware-based system operation by host
- Works with all proprietary sensor patterns recommended by SSL for On-cell structure
- Water and moisture immunity:
  - No false touch with condensation or water drop up to 5 mm diameter
  - One-finger tracking with condensation or water drop up to 5 mm diameter
- Large object report flag
- Supports single tap, double taps, long tap, slide gestures
- Supports 4-key touch gloved operation with plastic materials up to 0.2mm thickness
- Scan Speed:
  - Display mode: typical 105Hz
  - Low power mode (LPM): configurable to allow power and speed optimization

- Programmable timeout for automatic transition from active to idle mode
- Auto calibration

**System Interfaces**

- Pin selectable for display communication Interfaces:
  - 8 bits 6800/8080-series
  - SPI
  - I<sup>2</sup>C
- Pin selectable for touch communication Interfaces:
  - SPI
  - I<sup>2</sup>C

**Package**

- Chip layout for COG
- Wide range of operating temperature: -40°C to 85°C


**3 ORDERING INFORMATION**

**Table 3-1: Ordering Information**

Ordering Part Number	SEG	COM	Package Form	Remark
SSD7317Z	128	96	COG	<ul style="list-style-type: none"> <li>○ Min SEG pad pitch : 29um</li> <li>○ Min COM pad pitch : 35um</li> <li>○ Min I/O pad pitch : 55um</li> <li>○ Die thickness: 250um</li> <li>○ Bump height: nominal 9um</li> </ul>

## 4 BLOCK DIAGRAM

Figure 4-1: SSD7317 Block Diagram





## 5 PIN DESCRIPTION

Key:

I = Input	NC = Not Connected
O =Output	Pull LOW= connect to Ground
I/O = Bi-directional (input/output)	Pull HIGH= connect to V <sub>DD</sub>
P = Power pin	

**Table 5-1: Pin Description**

Pin Name	Pin Type	Description																									
V <sub>DD</sub>	P	Power supply pin for core logic operation.																									
V <sub>CI</sub>	P	Power supply pin for touch analog driving. V <sub>CI</sub> must be greater than or equal to V <sub>DD</sub> .																									
V <sub>CC</sub>	P	Power supply for panel driving voltage. This is also the most positive power voltage supply pin.																									
V <sub>SS</sub>	P	Ground pin. It must be connected to external ground.																									
V <sub>LSS</sub>	P	Analog system ground pin. It must be connected to external ground.																									
BGGND	P	Reserved pin. It must be connected to ground.																									
VSL	P	This is segment voltage (output low level) reference pin.  When external VSL is not used, this pin must be connected to V <sub>LSS</sub> externally. When external VSL is used, connect with resistor and diode to ground (depends on application).																									
V <sub>LH</sub>	P	Logic high (same voltage level as V <sub>DD</sub> ) for internal connection of input and I/O pins. No need to connect to external power source.																									
V <sub>LL</sub>	P	Logic low (same voltage level as V <sub>SS</sub> ) for internal connection of input and I/O pins. No need to connect to external ground.																									
V <sub>COMH</sub>	P	COM signal deselected voltage level. A capacitor should be connected between this pin and V <sub>SS</sub> .																									
VBREF	O	This is a reserved pin. It should be kept NC.																									
BS[3:0]	I	MCU bus interface selection pins. Select appropriate logic setting as described in Table 5-2: Bus Interface selection. BS3, BS2, BS1 and BS0 are pin select.  <div style="text-align: center;"> <p><b>Table 5-2: Bus Interface selection</b></p> <table border="1"> <thead> <tr> <th>BS[3:0]</th> <th>Display Interface</th> <th>Touch Interface</th> </tr> </thead> <tbody> <tr> <td>0000</td> <td>4 line SPI</td> <td rowspan="5">SPI</td> </tr> <tr> <td>0001</td> <td>3 line SPI</td> </tr> <tr> <td>0010</td> <td>I<sup>2</sup>C</td> </tr> <tr> <td>0100</td> <td>8-bit 6800 parallel</td> </tr> <tr> <td>0110</td> <td>8-bit 8080 parallel</td> </tr> <tr> <td>1000</td> <td>4 line SPI</td> <td rowspan="5">I<sup>2</sup>C</td> </tr> <tr> <td>1001</td> <td>3 line SPI</td> </tr> <tr> <td>1010</td> <td>I<sup>2</sup>C</td> </tr> <tr> <td>1100</td> <td>8-bit 6800 parallel</td> </tr> <tr> <td>1110</td> <td>8-bit 8080 parallel</td> </tr> </tbody> </table> </div> <p><b>Note</b>  <sup>(1)</sup> 0 is connected to V<sub>SS</sub>  <sup>(2)</sup> 1 is connected to V<sub>DD</sub></p>	BS[3:0]	Display Interface	Touch Interface	0000	4 line SPI	SPI	0001	3 line SPI	0010	I <sup>2</sup> C	0100	8-bit 6800 parallel	0110	8-bit 8080 parallel	1000	4 line SPI	I <sup>2</sup> C	1001	3 line SPI	1010	I <sup>2</sup> C	1100	8-bit 6800 parallel	1110	8-bit 8080 parallel
BS[3:0]	Display Interface	Touch Interface																									
0000	4 line SPI	SPI																									
0001	3 line SPI																										
0010	I <sup>2</sup> C																										
0100	8-bit 6800 parallel																										
0110	8-bit 8080 parallel																										
1000	4 line SPI	I <sup>2</sup> C																									
1001	3 line SPI																										
1010	I <sup>2</sup> C																										
1100	8-bit 6800 parallel																										
1110	8-bit 8080 parallel																										

Pin Name	Pin Type	Description
I <sub>REF</sub>	I	<p>This pin is the segment output current reference pin.</p> <p>When I<sub>REF</sub> is supplied externally, a resistor should be connected between this pin and V<sub>SS</sub> to maintain the current around 18.75uA. Please refer to Figure 6-16 for the details of resistor value.</p> <p>When internal I<sub>REF</sub> is used, this pin should be kept NC.</p>
CL	I	<p>This is external clock input pin for display interface.</p> <p>When internal clock is enabled (i.e. HIGH in CLS pin), this pin is not used and should be connected to V<sub>SS</sub>. When internal clock is disabled (i.e. LOW in CLS pin), this pin is the external clock source input pin.</p>
CLS	I	<p>This is internal clock enable pin for display interface.</p> <p>When it is pulled HIGH (i.e. connect to V<sub>DD</sub>), internal clock is enabled. When it is pulled LOW, the internal clock is disabled; an external clock source must be connected to the CL pin for normal operation.</p>
DCS#	I	<p>This pin is the chip select input connecting to the MCU for display interface. The display is enabled for MCU communication only when DCS# is pulled LOW (active LOW).</p>
RES#	I	<p>This pin is the master reset signal input.</p> <p>When the pin is pulled LOW, initialization of the chip is executed. Keep this pin pull HIGH during normal operation.</p>
D/C#	I	<p>This pin is Data/Command control pin connecting to the MCU.</p> <p>When the pin is pulled HIGH, the data at D[7:0] will be interpreted as data. When the pin is pulled LOW, the data at D[7:0] will be transferred to a command register.</p> <p>In I<sup>2</sup>C mode, this pin acts as SA0 for slave address selection. When 3-wire serial interface is selected, this pin must be connected to V<sub>SS</sub>.</p> <p>For detail relationship to MCU interface signals, refer to Timing Characteristics Diagrams Figure 10-1 to Figure 10-3.</p>
R/W# (WR#)	I	<p>This pin is Read/Write control input pin connecting to the MCU interface.</p> <p>When 6800 interface mode is selected, this pin will be used as Read/Write (R/W#) selection input. Read mode will be carried out when this pin is pulled HIGH and write mode when LOW.</p> <p>When 8080 interface mode is selected, this pin will be the Write (WR#) input. Data write operation is initiated when this pin is pulled LOW and the chip is selected.</p> <p>When serial or I<sup>2</sup>C interface is selected, this pin must be connected to V<sub>SS</sub>.</p>
E (RD#)	I	<p>This pin is MCU interface input.</p> <p>When 6800 interface mode is selected, this pin will be used as the Enable (E) signal. Read/write operation is initiated when this pin is pulled HIGH and the chip is selected.</p> <p>When 8080 interface mode is selected, this pin receives the Read (RD#) signal. Read operation is initiated when this pin is pulled LOW and the chip is selected.</p> <p>When serial interface is selected, this pin must be connected to V<sub>SS</sub>. In I<sup>2</sup>C mode, this pin acts as SA1 for slave address selection.</p>

Pin Name	Pin Type	Description
D[7:0]	I/O	<p>These pins are bi-directional data bus connecting to the MCU data bus for display interface. Unused pins are recommended to tie LOW.</p> <p>When serial interface mode is selected, D2, D1 should be tied together and serves as serial data input: SDIN and D0 is the serial clock input: SCLK; When I<sup>2</sup>C mode is selected, D2, D1 should be tied together and serve as SDA<sub>out</sub>, SDA<sub>in</sub> in application and D0 is the serial clock input, SCL.</p>
FR	O	<p>This pin outputs RAM write synchronization signal. Proper timing between MCU data writing and frame display timing can be achieved to prevent tearing effect. It should be kept NC if it is not used.</p>
EXT32	I	<p>This is external clock input pin for touch. It should be connected to V<sub>SS</sub> if it is not used.</p>
TCS#	I	<p>This pin is the chip select input connecting to the MCU for touch. The touch interface is enabled for MCU communication only when TCS# is pulled LOW (active LOW).</p>
TRES#	I	<p>This pin is the reset signal input for touch.  When the pin is pulled LOW, initialization of the touch is executed. Keep this pin pull HIGH during normal operation.</p>
TD[2:0]	I/O	<p>These pins are bi-directional data bus connecting to the MCU data bus for touch interface. Unused pins are recommended to tie LOW.</p> <p>When serial interface mode is selected, TD2 serves as serial data output: SDOUT, TD1 serves as serial data input: SDIN and TD0 is the serial clock input: SCLK; When I<sup>2</sup>C mode is selected, TD2, TD1 should be tied together and serve as SDA<sub>out</sub>, SDA<sub>in</sub> in application and TD0 is the serial clock input, SCL.</p>
IRQ	O	Interrupt signal for touch reporting.
TEST	I/O	It should be connected to V <sub>LL</sub>
DCDCENI	I	<p>Enable input pin for external DCDC circuit. It must be connected to external ground if it is not used.</p>
DCDCENO	O	<p>Enable output pin for external DCDC circuit. It should be kept NC if it is not used.</p>
T0, T1	I/O	Reserved pin. It should be kept NC.
SEG0 ~ SEG127	O	These pins provide the OLED segment driving signals. These pins are V <sub>SS</sub> state when display is OFF.
COM0 ~ COM95	O	These pins provide the Common switch signals to the OLED panel. These pins are in high impedance state when display is OFF.
DR[3:0]	-	Reserved pins, it should be kept NC if it is not used.
ATP[3:0]	-	Reserved pins, it must be connected to external ground if it is not used.
RX[3:0]	-	Reserved pins, it should be kept NC if it is not used.

<b>Pin Name</b>	<b>Pin Type</b>	<b>Description</b>
RXT[3:0]	-	Reserved pins, it should be kept NC if it is not used.
SHA ~ SHN	-	Reserved pins, it should be kept NC if it is not used.
V33	P	Same voltage level as VCC. No need to connect to external power source.
V38	P	Same voltage level as VCOMH. No need to connect to external power source.
TR[19:0]	-	Reserved pin. It should be kept NC.
NC	-	This is dummy pin. It should be kept NC.

## 6 FUNCTIONAL BLOCK DESCRIPTIONS

### 6.1 Display Interface Selection

SSD7317 display interface consist of 8 data pins and 5 control pins. The pin assignment at different interface mode is summarized in Table 6-1. Different display interface mode can be set by hardware selection on BS[3:0] pins.

**Table 6-1: Display interface assignment under different bus interface mode**

Pin Name Bus Interface	Data/Command Interface								Control Signal				
	D7	D6	D5	D4	D3	D2	D1	D0	E	R/W#	DCS#	D/C#	RES#
8-bit 8080	D[7:0]								RD#	WR#	DCS#	D/C#	RES#
8-bit 6800	D[7:0]								E	R/W#	DCS#	D/C#	RES#
3-wire SPI	Tie LOW				SDIN		SCLK	Tie LOW	DCS#	Tie LOW	RES#		
4-wire SPI	Tie LOW				SDIN		SCLK	Tie LOW	DCS#	D/C#	RES#		
I <sup>2</sup> C	Tie LOW				SDA <sub>OUT</sub>	SDA <sub>IN</sub>	SCL	SA1	Tie LOW	SA0	RES#		

#### 6.1.1 Parallel 6800-series Interface

The parallel interface consists of 8 bi-directional data pins (D[7:0]), R/W#, D/C#, E and DCS#.

A LOW in R/W# indicates WRITE operation and HIGH in R/W# indicates READ operation.

A LOW in D/C# indicates COMMAND read/write and HIGH in D/C# indicates DATA read/write.

The E input serves as data latch signal while DCS# is LOW. Data is latched at the falling edge of E signal.

**Table 6-2: Control pins of 6800 interface**

Function	E	R/W#	DCS#	D/C#
Write command	↓	L	L	L
Read status	↓	H	L	L
Write data	↓	L	L	H
Read data	↓	H	L	H

#### Note


<sup>(1)</sup> ↓ stands for falling edge of signal

H stands for HIGH in signal

L stands for LOW in signal

In order to match the operating frequency of display RAM with that of the microprocessor, some pipeline processing is internally performed which requires the insertion of a dummy read before the first actual display data read. This is shown in Figure 6-1.

**Figure 6-1: Data read back procedure - insertion of dummy read**



### 6.1.2 Parallel 8080-series Interface


The parallel interface consists of 8 bi-directional data pins (D[7:0]), RD#, WR#, D/C# and DCS#.

A LOW in D/C# indicates COMMAND read/write and HIGH in D/C# indicates DATA read/write.


A rising edge of RD# input serves as a data READ latch signal while DCS# is kept LOW.

A rising edge of WR# input serves as a data/command WRITE latch signal while DCS# is kept LOW.

**Figure 6-2: Example of Write procedure in 8080 parallel interface mode**



**Figure 6-3: Example of Read procedure in 8080 parallel interface mode**



**Table 6-3: Control pins of 8080 interface**


Function	RD#	WR#	DCS#	D/C#
Write command	H	↑	L	L
Read status	↑	H	L	L
Write data	H	↑	L	H
Read data	↑	H	L	H

**Note**

- (1) ↑ stands for rising edge of signal
- (2) H stands for HIGH in signal
- (3) L stands for LOW in signal

In order to match the operating frequency of display RAM with that of the microprocessor, some pipeline processing is internally performed which requires the insertion of a dummy read before the first actual display data read. This is shown in Figure 6-4.

**Figure 6-4: Display data read back procedure - insertion of dummy read**



### 6.1.3 Serial Interface (4-wire SPI)

The 4-wire serial interface consists of serial clock: SCLK, serial data: SDIN, D/C#, DCS#. In 4-wire SPI mode, D0 acts as SCLK, D1, D2 are tied together to act as SDIN. For the unused data pins from D3 to D7, E(RD#) and R/W#(WR#) can be connected to an external ground.

**Table 6-4: Control pins of 4-wire Serial interface**

Function	E	R/W#	DCS#	D/C#	D0
Write command	Tie LOW	Tie LOW	L	L	↑
Write data	Tie LOW	Tie LOW	L	H	↑


**Note**

- (1) H stands for HIGH in signal
- (2) L stands for LOW in signal
- (3) ↑ stands for rising edge of signal

SDIN is shifted into an 8-bit shift register on every rising edge of SCLK in the order of D7, D6, ... , D0. D/C# is sampled on every eighth clock and D/C# should be kept stable throughout eight clock period. The data byte in the shift register is written to the Graphic Display Data RAM (GDDRAM) or command register in the same clock.

Under serial mode, only write operations are allowed.

**Figure 6-5: Write procedure in 4-wire Serial interface mode**



### 6.1.4 Serial Interface (3-wire SPI)

The 3-wire serial interface consists of serial clock SCLK, serial data SDIN and DCS#.

In 3-wire SPI mode, D0 acts as SCLK, D1, D2 are tied together to act as SDIN. For the unused data pins from D3 to D7, R/W# (WR#), E(RD#) and D/C# can be connected to an external ground.

The operation is similar to 4-wire serial interface while D/C# pin is not used. There are altogether 9-bits will be shifted into the shift register on every ninth clock in sequence: D/C# bit, D7 to D0 bit. The D/C# bit (first bit of the sequential data) will determine the following data byte in the shift register is written to the Display Data RAM (D/C# bit = 1) or the command register (D/C# bit = 0).

Under serial mode, only write operations are allowed.


**Table 6-5: Control pins of 3-wire Serial interface**

Function	E(RD#)	R/W#(WR#)	DCS#	D/C#	D0
Write command	Tie LOW	Tie LOW	L	Tie LOW	↑
Write data	Tie LOW	Tie LOW	L	Tie LOW	↑

**Note**

- (1) L stands for LOW in signal
- (2) ↑ stands for rising edge of signal

**Figure 6-6: Write procedure in 3-wire Serial interface mode**





### 6.1.5 I<sup>2</sup>C Interface

The I<sup>2</sup>C communication interface consists of slave address bits SA[1:0], I<sup>2</sup>C-bus data signal SDA (SDA<sub>OUT</sub>/D<sub>2</sub> for output and SDA<sub>IN</sub>/D<sub>1</sub> for input) and I<sup>2</sup>C-bus clock signal SCL (D<sub>0</sub>). Both the data and clock signals must be connected to pull-up resistors. RES# is used for the initialization of device.

a) Slave address bits (SA[1:0])

SSD7317 has to recognize the slave address before transmitting or receiving any information by the I<sup>2</sup>C-bus. The device will respond to the slave address following by the slave address bits (SA[1:0]) and the read/write select bit (“R/W#” bit) with the following byte format:

b <sub>7</sub>	b <sub>6</sub>	b <sub>5</sub>	b <sub>4</sub>	b <sub>3</sub>	b <sub>2</sub>	b <sub>1</sub>	b <sub>0</sub>
0	1	1	1	1	SA1	SA0	R/W#

SA[1:0] bits provide extension bits for the slave address. “b0111100” or “b0111101” or “b0111110” or “b0111111”, can be selected as the slave address of SSD7317. E pin acts as SA1 and D/C# pin acts as SA0 for slave address selection.

“R/W#” bit is used to determine the operation mode of the I<sup>2</sup>C-bus interface. R/W# = 1, it is in read mode. R/W# = 0, it is in write mode.

b) I<sup>2</sup>C-bus data signal (SDA)

SDA acts as a communication channel between the transmitter and the receiver. The data and the acknowledgement are sent through the SDA.

It should be noticed that the ITO track resistance and the pulled-up resistance at “SDA” pin becomes a voltage potential divider. As a result, the acknowledgement would not be possible to attain a valid logic 0 level in “SDA”.

“SDA<sub>IN</sub>” and “SDA<sub>OUT</sub>” are tied together and serve as SDA. The “SDA<sub>IN</sub>” pin must be connected to act as SDA. The “SDA<sub>OUT</sub>” pin may be disconnected. When “SDA<sub>OUT</sub>” pin is disconnected, the acknowledgement signal will be ignored in the I<sup>2</sup>C-bus.


c) I<sup>2</sup>C-bus clock signal (SCL)

The transmission of information in the I<sup>2</sup>C-bus is following a clock signal, SCL. Each transmission of data bit is taken place during a single clock period of SCL.

### 6.1.5.1 I<sup>2</sup>C-bus Write Data

The I<sup>2</sup>C-bus interface gives access to write data and command into the device. Please refer to for the write mode of I<sup>2</sup>C-bus in chronological order.


Figure 6-7: I<sup>2</sup>C-bus data format




### 6.1.5.2 Write mode for I<sup>2</sup>C

- 1) The master device initiates the data communication by a start condition. The definition of the start condition is shown in Figure 6-8. The start condition is established by pulling the SDA from HIGH to LOW while the SCL stays HIGH.
- 2) The slave address is following the start condition for recognition use. For the SSD7317, the slave address is “b0111100” or “b0111101” or “b0111110” or “b0111111” by changing the SA[1:0] to LOW or HIGH (E pin acts as SA1 and D/C pin acts as SA0).
- 3) The write mode is established by setting the R/W# bit to logic “0”.
- 4) An acknowledgement signal will be generated after receiving one byte of data, including the slave address and the R/W# bit. Please refer to the Figure 6-9 for the graphical representation of the acknowledge signal. The acknowledge bit is defined as the SDA line is pulled down during the HIGH period of the acknowledgement related clock pulse.
- 5) After the transmission of the slave address, either the control byte or the data byte may be sent across the SDA. A control byte mainly consists of Co and D/C# bits following by six “0” ‘s.
  - a. If the Co bit is set as logic “0”, the transmission of the following information will contain data bytes only.
  - b. The D/C# bit determines the next data byte is acted as a command or a data. If the D/C# bit is set to logic “0”, it defines the following data byte as a command. If the D/C# bit is set to logic “1”, it defines the following data byte as a data which will be stored at the GDDRAM. The GDDRAM column address pointer will be increased by one automatically after each data write.
- 6) Acknowledge bit will be generated after receiving each control byte or data byte.
- 7) The write mode will be finished when a stop condition is applied. The stop condition is also defined in Figure 6-8. The stop condition is established by pulling the “SDA in” from LOW to HIGH while the “SCL” stays HIGH.

**Figure 6-8: Definition of the Start and Stop Condition**




**Figure 6-9: Definition of the acknowledgement condition**



Please be noted that the transmission of the data bit has some limitations.

1. The data bit, which is transmitted during each SCL pulse, must keep at a stable state within the "HIGH" period of the clock pulse. Please refer to the Figure 6-10 for graphical representations. Except in start or stop conditions, the data line can be switched only when the SCL is LOW.
2. Both the data line (SDA) and the clock line (SCL) should be pulled up by external resistors.

**Figure 6-10: Definition of the data transfer condition**




## 6.2 Command Decoder

This module determines whether the input data is interpreted as data or command. Data is interpreted based upon the input of the D/C# pin.

If D/C# pin is HIGH, D[7:0] is interpreted as display data written to Graphic Display Data RAM (GDDRAM). If it is LOW, the input at D[7:0] is interpreted as a command. Then data input will be decoded and written to the corresponding command register.

## 6.3 Oscillator Circuit and Display Time Generator

Figure 6-11: Oscillator Circuit and Display Time Generator



This module is an on-chip LOW power RC oscillator circuitry. The operation clock (CLK) can be generated either from internal oscillator or external source CL pin. This selection is done by CLS pin. If CLS pin is pulled HIGH, internal oscillator is chosen and CL should be connected to V<sub>SS</sub>. Pulling CLS pin LOW disables internal oscillator and external clock must be connected to CL pins for proper operation. When the internal oscillator is selected, its output frequency F<sub>OSC</sub> can be changed by commands D5h A[7:4].

The display clock (DCLK) for the Display Timing Generator is derived from CLK. The division factor “D” can be programmed from 1 to 16 by command D5h.

$$DCLK = F_{osc} / D$$

The frame frequency of display is determined by the following formula:

$$F_{FRM} = \frac{F_{osc}}{D \times K \times \text{No. of Mux}}$$


where

- D stands for clock divide ratio. It is set by command D5h A[3:0]. The divide ratio has the range from 1 to 16.
- K is the number of display clocks per row. The value TBD. Please refer to **Section 6.6** for the details of the “Phase”.
- Number of multiplex ratio is set by command A8h. The power on reset value is 95 (i.e. 96MUX).
- F<sub>OSC</sub> is the oscillator frequency. It can be changed by commands D5h A[7:4]. The higher the register setting results in higher frequency.

## 6.4 FR Synchronization

FR synchronization signal can be used to prevent tearing effect.

Figure 6-12: FR Synchronization



The starting time to write a new image to OLED driver is depended on the MCU writing speed. If MCU can finish writing a frame image within one frame period, it is classified as fast write MCU. For MCU needs longer writing time to complete (more than one frame but within two frames), it is a slow write one.

**For fast write MCU:** MCU should start to write new frame of ram data just after rising edge of FR pulse and should be finished well before the rising edge of the next FR pulse.

**For slow write MCU:** MCU should start to write new frame ram data after the falling edge of the 1<sup>st</sup> FR pulse and must be finished before the rising edge of the 3<sup>rd</sup> FR pulse.

## 6.5 Reset Circuit

When RES# input is LOW, the chip will be initialized with the following status:

1. Display is OFF
2. 128 x 96 Display Mode
3. Normal segment and display data column address and row address mapping (SEG0 mapped to address 00h and COM0 mapped to address 00h)
4. Shift register data clear in serial interface
5. Display start line is set at display RAM address 0
6. Column address counter is set at 0
7. Normal scan direction of the COM outputs
8. Contrast control register is set at 7Fh
9. Normal display mode (Equivalent to A4h command)


## 6.6 Segment Drivers / Common Drivers

Segment drivers deliver 128 current sources to drive the OLED panel. The driving current can be adjusted by altering the registers of the contrast setting command (81h). Common drivers generate voltage-scanning pulses.

The segment driving waveform is divided into three phases:

1. In phase 1, the OLED pixel charges of previous image are discharged in order to prepare for next image content display.
2. In phase 2, the OLED pixel is driven to the targeted voltage. The pixel is driven to attain the corresponding voltage level from  $V_{SS}$ . The period of phase 2 can be programmed in length from 2 to 30 DCLKs. If the capacitance value of the pixel of OLED panel is larger, a longer period is required to charge up the capacitor to reach the desired voltage.
3. In phase 3, the OLED driver switches to use current source to drive the OLED pixels and this is the current drive stage.

**Figure 6-13: Segment Output Waveform in three phases**



After finishing phase 3, the driver IC will go back to phase 1 to display the next row image data. This three-step cycle is run continuously to refresh image display on OLED panel.

In phase 3, if the length of current drive pulse width is set to N, after finishing N DCLKs in current drive phase, the driver IC will go back to phase 1 for next row display.

## 6.7 Graphic Display Data RAM (GDDRAM)


The GDDRAM is a bit mapped static RAM holding the bit pattern to be displayed. The size of the RAM is 128 x 96 bits and the RAM is divided into eight pages, from PAGE0 to PAGE11, which are used for monochrome 128x96 dot matrix display, as shown in Figure 6-14.

**Figure 6-14: GDDRAM pages structure**

		Row re-mapping
PAGE0 (COM0-COM7)	Page 0	PAGE0 (COM95-COM88)
PAGE1 (COM8-COM15)	Page 1	PAGE1 (COM87-COM80)
PAGE2 (COM16-COM23)	Page 2	PAGE2 (COM79-COM72)
PAGE3 (COM24-COM31)	Page 3	PAGE3 (COM71-COM64)
PAGE4 (COM32-COM39)	Page 4	PAGE4 (COM63-COM56)
PAGE5 (COM40-COM47)	Page 5	PAGE5 (COM55-COM48)
PAGE6 (COM48-COM55)	Page 6	PAGE6 (COM47-COM40)
PAGE7 (COM56-COM63)	Page 7	PAGE7 (COM39-COM32)
PAGE8 (COM64-COM71)	Page 8	PAGE8 (COM31-COM24)
PAGE9 (COM72-COM79)	Page 9	PAGE9 (COM23-COM16)
PAGE10 (COM80-COM87)	Page 10	PAGE10 (COM15-COM8)
PAGE11 (COM88-COM95)	Page 11	PAGE11 (COM 7-COM0)
	SEG0 -----SEG127	
Column re-mapping	SEG127 -----SEG0	

When one data byte is written into GDDRAM, all the rows image data of the same page of the current column are filled (i.e. the whole column (8 bits) pointed by the column address pointer is filled.). Data bit D0 is written into the top row, while data bit D7 is written into bottom row as shown in Figure 6-15.

**Figure 6-15: Enlargement of GDDRAM (No row re-mapping and column-remapping)**



For mechanical flexibility, re-mapping on both Segment and Common outputs can be selected by software as shown in Figure 6-14.

For vertical shifting of the display, an internal register storing the display start line can be set to control the portion of the RAM data to be mapped to the display (command D3h).

## 6.8 SEG/COM Driving block

This block is used to derive the incoming power sources into the different levels of internal use voltage and current.

- $V_{CC}$  is the most positive voltage supply.
- $V_{COMH}$  is the Common deselected level. It is internally regulated.
- $V_{LSS}$  is the ground path of the analog and panel current.
- $I_{REF}$  is a reference current source for segment current drivers  $I_{SEG}$ . The relationship between reference current and segment current of a color is:

$$I_{SEG} = \text{Contrast} / 8 \times I_{REF}$$

in which the contrast (1~255) is set by Set Contrast command 81h

When internal  $I_{REF}$  is used, the  $I_{REF}$  pin should be kept NC.


Bit A[4] of command ADh is used to select external or internal  $I_{REF}$  :

A[4] = '0' Select external  $I_{REF}$  [Reset]

A[4] = '1' Enable internal  $I_{REF}$  during display ON

When external  $I_{REF}$  is used, the magnitude of  $I_{REF}$  is controlled by the value of resistor, which is connected between  $I_{REF}$  pin and  $V_{SS}$  as shown in Figure 6-16. It is recommended to set  $I_{REF}$  to  $18.75 \pm 2\mu\text{A}$  so as to achieve  $I_{SEG} = 600\mu\text{A}$  at maximum contrast 255.

**Figure 6-16:  $I_{REF}$  Current Setting by Resistor Value**



Since the voltage at  $I_{REF}$  pin is  $V_{CC} - 2V$ , the value of resistor  $R1$  can be found as below:

For  $I_{REF} = 18.75\mu\text{A}$ ,  $V_{CC} = 12V$ :

$$\begin{aligned} R1 &= (\text{Voltage at } I_{REF} - V_{SS}) / I_{REF} \\ &\approx (12 - 2) / 18.75\mu\text{A} \\ &= 530\text{k}\Omega \end{aligned}$$




## 6.9 Power ON and OFF sequence

The following figures illustrate the recommended power ON and power OFF sequence of SSD7317.

### Power ON sequence:

1. Power ON  $V_{DD}$  and  $V_{CI}$ . ( $V_{CI}$  must be greater than or equal to  $V_{DD}$ )
2. After  $V_{DD}$  and  $V_{CI}$  become stable, wait at least 20ms ( $t_0$ ), set RES# pin LOW (logic low) for at least 3 $\mu$ s ( $t_1$ )<sup>(4)</sup> and then HIGH (logic high).
3. After setting RES# pin LOW (logic low), wait for at least 3 $\mu$ s ( $t_2$ ). Then Power ON  $V_{CC}$ .<sup>(1)</sup>
4. After  $V_{CC}$  becomes stable, send command AFh for display ON. SEG/COM will be ON after 40ms ( $t_{AF}$ ).


**Figure 6-17: The Power ON sequence**



### Power OFF sequence:

1. Send command AEh for display OFF.
2. Power OFF  $V_{CC}$ .<sup>(1),(2)</sup>
3. Power OFF  $V_{DD}$  and  $V_{CI}$  after  $t_{OFF}$ .<sup>(4)</sup> (where Minimum  $t_{OFF}$ =0ms, typical  $t_{OFF}$ =100ms)

**Figure 6-18: The Power OFF sequence**



### Note:


- (1)  $V_{CC}$  should be kept float (i.e. disable) when it is OFF.
- (2) Power Pins ( $V_{DD}$ ,  $V_{CI}$ ,  $V_{CC}$ ) can never be pulled to ground under any circumstance.
- (3) The register values are reset after  $t_1$ .
- (4)  $V_{DD}$ ,  $V_{CI}$  should not be Power OFF before  $V_{CC}$  Power OFF.

## 6.10 Touch Analog Front-end (TAFE)

Touch Analog Front-end is used to detect touch on the panel.


When display is on, segment driving are multiplexed in time slots for display and touch sensing. Touch status is reported at the end of every touch time slot.

**Figure 6-19: Frame Scan during display ON (Active Mode)**



When display is off, only touch sensing takes place at a lower scan rate (which is configurable to allow power and speed optimization). Touch status is reported at the end of every touch time slot.

**Figure 6-20: Frame Scan during display OFF (Low Power Mode)**



## 6.11 Touch Digital Front-end (TDFE)

Digital data of the sensing signal from ADC is processed to generate touch data (Reference, Raw, Delta) and touch status of the touch key. If Delta data is greater than the minimum finger level, "Touch Key Status" will report "1". The touch data and touch status are then passed to Command Decoder for read back through the touch interface.

## 6.12 Touch Memory


SSD7317 has integrated with 16-bit CPU, 16kB program and data memory. It is able to process all the raw touch data and generate the final touch location and communicate with the MCU host.

## 6.13 Touch Controller

Both TDFE and TAFE Controller is responsible for periodically generate the touch sensing period to perform touch sensing.

## 7 SYSTEM FLOW

Figure 7-1: Integrated Touch Controller System Flow



## 8 MAXIMUM RATINGS

**Table 8-1: Maximum Ratings**

(Voltage Reference to  $V_{SS}$ )

Symbol	Parameter	Value	Unit
$V_{DD}$	Supply Voltage	-0.3 to +4	V
$V_{CI}$		-0.3 to +4	V
$V_{CC}$		0 to 19	V
$V_{SEG}$	SEG output voltage	0 to $V_{CC}$	V
$V_{COM}$	COM output voltage	0 to $0.9 \cdot V_{CC}$	V
$V_{in}$	Input voltage	$V_{SS}-0.3$ to $V_{DD}+0.3$	V
$T_A$	Operating Temperature	-40 to +85	°C
$T_{stg}$	Storage Temperature Range	-65 to +150	°C

\*Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the limits in the Electrical Characteristics tables or Pin Description.

\*This device may be light sensitive. Caution should be taken to avoid exposure of this device to any light source during normal operation. This device is not radiation protected.

## 9 DC CHARACTERISTICS

### Condition (Unless otherwise specified):

Voltage referenced to  $V_{SS}$

$V_{DD} = 1.65V$  to  $3.5V$

$V_{CI} = 3V$  to  $3.5V$

( $V_{CI}$  must be greater than or equal to  $V_{DD}$ )

$T_A = 25^\circ C$

**Table 9-1: DC Characteristics**

Symbol	Parameter	Test Condition	Min	Typ	Max	Unit
$V_{CC}$	Operating Voltage	-	8	-	18	V
$V_{DD}$	Logic Supply Voltage	-	1.65	-	3.5	V
$V_{CI}$	Touch controller Supply Voltage	-	3.0	-	3.5	V
$V_{OH}$	High Logic Output Level	$I_{OUT} = 100\mu A, 3.3MHz$	$0.9 \times V_{DD}$	-	-	V
$V_{OL}$	Low Logic Output Level	$I_{OUT} = 100\mu A, 3.3MHz$	-	-	$0.1 \times V_{DD}$	V
$V_{IH}$	High Logic Input Level	-	$0.8 \times V_{DD}$	-	-	V
$V_{IL}$	Low Logic Input Level	-	-	-	$0.2 \times V_{DD}$	V
$I_{CC, SLEEP}$	$I_{CC}$ , Sleep mode Current	$V_{DD} = 1.65V \sim 3.5V, V_{CI} = 3V \sim 3.5V,$ $V_{CC} = 8V \sim 18V$ Display OFF, No panel attached	-	-	10	$\mu A$
$I_{DD, SLEEP}$	$I_{DD}$ , Sleep mode Current	$V_{DD} = 1.65V \sim 3.5V, V_{CI} = 3V \sim 3.5V, V_{CC} = 8V \sim 18V$ Display OFF, No panel attached	-	-	10	$\mu A$
$I_{CI, SLEEP}$	$I_{CI}$ , Sleep mode Current	$V_{DD} = 1.65V \sim 3.5V, V_{CI} = 3V \sim 3.5V, V_{CC} = 8V \sim 18V$ Display OFF, No panel attached	-	-	10	$\mu A$
$I_{CC}$	$V_{CC}$ Supply Current $V_{DD} = 1.8V, V_{CI} = 3.3V, V_{CC} = 12V,$ $I_{REF} = 18.75\mu A$ No loading, Display ON, All ON	Contrast=FFh	-	TBD	TBD	$\mu A$
	$V_{CI}$ Supply Current $V_{DD} = 1.8V, V_{CI} = 3.3V, V_{CC} = 12V,$ $I_{REF} = 18.75\mu A$ No loading, Display ON, All ON		-	TBD	TBD	$\mu A$
	$V_{DD}$ Supply Current $V_{DD} = 1.8V, V_{CI} = 3.3V, V_{CC} = 12V,$ $I_{REF} = 18.75\mu A$ No loading, Display ON, All ON		-	TBD	TBD	$\mu A$
$I_{SEG}$	Segment Output Current $V_{DD}=1.8V, V_{CI} = 3.3V, V_{CC}=12V,$ $I_{REF}=TBD, Display ON$	Contrast=FFh	-	600	-	$\mu A$
		Contrast=AFh	-	TBD	-	
		Contrast=3Fh	-	TBD	-	
Dev	Segment output current uniformity	$Dev = (I_{SEG} - I_{MID})/I_{MID}$ $I_{MID} = (I_{MAX} + I_{MIN})/2$ $I_{SEG}[0:127] =$ Segment current at contrast = FFh	-3	-	+3	%
Adj. Dev	Adjacent pin output current uniformity (contrast = FF)	$Adj Dev = (I[n]-I[n+1]) / (I[n]+I[n+1])$	-2	-	+2	%
$I_{Touch}$	Current for touch sensing (LPM)	$V_{DD} = 1.8V, V_{CI} = 3.3V, V_{CC} = 12V,$ $I_{REF} = 18.75\mu A$ No loading, Display OFF	-	TBD	TBD	$\mu A$
	Current for touch sensing (Display mode)	$V_{DD} = 1.8V, V_{CI} = 3.3V, V_{CC} = 12V,$ $I_{REF} = 18.75\mu A$ No loading, Display OFF	-	TBD	TBD	mA

## 10 AC CHARACTERISTICS

### Conditions:

Voltage referenced to  $V_{SS}$

$V_{DD} = 1.65$  to  $3.5V$

$V_{CI} = 3V$  to  $3.5V$

( $V_{CI}$  must be greater than or equal to  $V_{DD}$ )

$T_A = 25^{\circ}C$

**Table 10-1: AC Characteristics**


Symbol	Parameter	Test Condition	Min	Typ	Max	Unit
$F_{OSC}$	Oscillation Frequency of Display Timing Generator	$V_{DD} = 1.8V$	TBD	TBD	TBD	kHz
$F_{FRM}$	Frame Frequency	128x96 Graphic Display Mode, Display ON, Internal Oscillator Enabled	-	105	-	Hz
RES#	Reset low pulse width		3	-	-	us

**Table 10-2: 6800-Series Parallel Interface Timing Characteristics**

( $V_{DD} - V_{SS} = 1.65V$  to  $3.5V$ ,  $T_A = 25^\circ C$ )

Symbol	Parameter	Min	Typ	Max	Unit
$t_{cycle}$	Clock Cycle Time	300	-	-	ns
$t_{AS}$	Address Setup Time	TBD	-	-	ns
$t_{AH}$	Address Hold Time	TBD	-	-	ns
$t_{DSW}$	Write Data Setup Time	TBD	-	-	ns
$t_{DHW}$	Write Data Hold Time	TBD	-	-	ns
$t_{DHR}$	Read Data Hold Time	TBD	-	-	ns
$t_{OH}$	Output Disable Time	-	-	TBD	ns
$t_{ACC}$	Access Time	-	-	TBD	ns
$PW_{CSL}$	Chip Select Low Pulse Width (read)	TBD	-	-	ns
	Chip Select Low Pulse Width (write)	TBD	-	-	ns
$PW_{CSH}$	Chip Select High Pulse Width (read)	TBD	-	-	ns
	Chip Select High Pulse Width (write)	TBD	-	-	ns
$t_R$	Rise Time	-	-	15	ns
$t_F$	Fall Time	-	-	15	ns

**Figure 10-1: 6800-series parallel interface characteristics**





**Table 10-3: 8080-Series Parallel Interface Timing Characteristics**

( $V_{DD} - V_{SS} = 1.65V \sim 3.5V$ ,  $T_A = 25^\circ C$ )

Symbol	Parameter	Min	Typ	Max	Unit
$t_{cycle}$	Clock Cycle Time	300	-	-	ns
$t_{AS}$	Address Setup Time	TBD	-	-	ns
$t_{AH}$	Address Hold Time	TBD	-	-	ns
$t_{DSW}$	Write Data Setup Time	TBD	-	-	ns
$t_{DHW}$	Write Data Hold Time	TBD	-	-	ns
$t_{DHR}$	Read Data Hold Time	TBD	-	-	ns
$t_{OH}$	Output Disable Time	-	-	TBD	ns
$t_{ACC}$	Access Time	-	-	TBD	ns
$t_{PWLR}$	Read Low Time	TBD	-	-	ns
$t_{PWLW}$	Write Low Time	TBD	-	-	ns
$t_{PWHR}$	Read High Time	TBD	-	-	ns
$t_{PWHW}$	Write High Time	TBD	-	-	ns
$t_R$	Rise Time	-	-	15	ns
$t_F$	Fall Time	-	-	15	ns
$t_{CS}$	Chip select setup time	TBD	-	-	ns
$t_{CSH}$	Chip select hold time to read signal	TBD	-	-	ns
$t_{CSF}$	Chip select hold time	TBD	-	-	ns

**Figure 10-2: 8080-series parallel interface characteristics**






**Table 10-4: Serial Interface Timing Characteristics (4-wire SPI)**

( $V_{DD} - V_{SS} = 1.65V \sim 3.5V$ ,  $T_A = 25^\circ C$ )

Symbol	Parameter	Min	Typ	Max	Unit
$t_{cycle}$	Clock Cycle Time	100	-	-	ns
$t_{AS}$	Address Setup Time	TBD	-	-	ns
$t_{AH}$	Address Hold Time	TBD	-	-	ns
$t_{CSS}$	Chip Select Setup Time	TBD	-	-	ns
$t_{CSH}$	Chip Select Hold Time	TBD	-	-	ns
$t_{DSW}$	Write Data Setup Time	TBD	-	-	ns
$t_{DHW}$	Write Data Hold Time	TBD	-	-	ns
$t_{CLKL}$	Clock Low Time	TBD	-	-	ns
$t_{CLKH}$	Clock High Time	TBD	-	-	ns
$t_R$	Rise Time	-	-	15	ns
$t_F$	Fall Time	-	-	15	ns

**Figure 10-3: Serial interface characteristics (4-wire SPI)**




**Table 10-5: Serial Interface Timing Characteristics (3-wire SPI)**

( $V_{DD} - V_{SS} = 1.65V \sim 3.5V$ ,  $T_A = 25^\circ C$ )

Symbol	Parameter	Min	Typ	Max	Unit
$t_{cycle}$	Clock Cycle Time	100	-	-	ns
$t_{CSS}$	Chip Select Setup Time	TBD	-	-	ns
$t_{CSH}$	Chip Select Hold Time	TBD	-	-	ns
$t_{DSW}$	Write Data Setup Time	TBD	-	-	ns
$t_{DHW}$	Write Data Hold Time	TBD	-	-	ns
$t_{CLKL}$	Clock Low Time	TBD	-	-	ns
$t_{CLKH}$	Clock High Time	TBD	-	-	ns
$t_R$	Rise Time	-	-	15	ns
$t_F$	Fall Time	-	-	15	ns


**Figure 10-4: Serial interface characteristics (3-wire SPI)**



**Table 10-6: I<sup>2</sup>C Interface Timing Characteristics**

Symbol	Parameter	Min	Typ	Max	Unit
t <sub>cycle</sub>	Clock Cycle Time	2.5	-	-	us
t <sub>HSTART</sub>	Start condition Hold Time	0.6	-	-	us
t <sub>HD</sub>	Data Hold Time (for “SDA <sub>OUT</sub> ” pin)	0	-	-	ns
	Data Hold Time (for “SDA <sub>IN</sub> ” pin)	300	-	-	ns
t <sub>SD</sub>	Data Setup Time	100	-	-	ns
t <sub>SSTART</sub>	Start condition Setup Time (Only relevant for a repeated Start condition)	0.6	-	-	us
t <sub>SSTOP</sub>	Stop condition Setup Time	0.6	-	-	us
t <sub>R</sub>	Rise Time for data and clock pin	-	-	300	ns
t <sub>F</sub>	Fall Time for data and clock pin	-	-	300	ns
t <sub>IDLE</sub>	Idle Time before a new transmission can start	1.3	-	-	us


**Figure 10-5: I<sup>2</sup>C interface Timing characteristics**



# 11 APPLICATION EXAMPLE

**Figure 11-1: Application Example of SSD7317 with Touch Function**

The configuration for SPI4 mode to display interface, I<sup>2</sup>C mode to touch interface with 128x96 panel module application is shown in the following diagram: (V<sub>DD</sub> = 1.8V, V<sub>CI</sub> = 3.3V, V<sub>CC</sub> = 12V, I<sub>REF</sub> = 18.75uA)



- Pin connected to AP interface: D[2:0], DCS#, D/C#, IRQ, TD[2:0], RES#, TRES#, DCDCENI
- Pin connected to Power IC Enable pin: DCDCENO
- Pin internally connected to V<sub>SS</sub>: CL, D[7:3], E, R/W#, BGGND, TCS#, EXT32, TEST
- Pin internally connected to V<sub>DD</sub>: CLS
- VBREF, FR, T0, T1, TR[19:0], RX[3:0], SHx should be left open.
- ATP[3:0] should connect to external GND separately

- C1, C2: 2.2uF <sup>(1)</sup>
- C3, C4: 1.0uF <sup>(1)</sup>
- R2, R3: Pull up resistor

Voltage at I<sub>REF</sub> = V<sub>CC</sub> - 2V. For V<sub>CC</sub> = 12V, I<sub>REF</sub> = 18.75uA:  
 $R1 = (Voltage\ at\ I_{REF} - V_{SS}) / I_{REF}$   
 $= (12-2) / 18.75uA$   
 $= 530K\Omega$

**Note**

- <sup>(1)</sup> The capacitor value is recommended value. Select appropriate value against module application.
- <sup>(2)</sup> Die gold bump face up.
- <sup>(3)</sup> All V<sub>LSS</sub> pads of IC are recommended to be connected together to form a larger area of GND
- <sup>(4)</sup> V<sub>LSS</sub> and V<sub>SS</sub> are not recommended to be connected on the ITO routing, but connected together in the PCB level at one common ground point for better grounding and noise insulation.

Solomon Systech reserves the right to make changes without notice to any products herein. Solomon Systech makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Solomon Systech assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any, and all, liability, including without limitation consequential or incidental damages. “Typical” parameters can and do vary in different applications. All operating parameters, including “Typical” must be validated for each customer application by the customer’s technical experts. Solomon Systech does not convey any license under its patent rights nor the rights of others. Solomon Systech products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Solomon Systech product could create a situation where personal injury or death may occur. Should Buyer purchase or use Solomon Systech products for any such unintended or unauthorized application, Buyer shall indemnify and hold Solomon Systech and its offices, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Solomon Systech was negligent regarding the design or manufacture of the part.



The product(s) listed in this datasheet comply with Directive 2011/65/EU of the European Parliament and of the council of 8 June 2011 on the restriction of the use of certain hazardous substances in electrical and electronic equipment and People’s Republic of China Electronic Industry Standard GB/T 26572-2011 “Requirements for concentration limits for certain hazardous substances in electronic information products (电子电器产品中限用物質的限用要求)”. Hazardous Substances test report is available upon request.

<http://www.solomon-systech.com>