

# *Crystalfontz America, Inc.*

**CUSTOMER :** \_\_\_\_\_

**MODULE NO.:** **CFAL12864C-Y-B1**  
\_\_\_\_\_

| SALES BY             | APPROVED BY          | CHECKED BY           | PREPARED BY          |
|----------------------|----------------------|----------------------|----------------------|
| <br><br><br><br><br> | <br><br><br><br><br> | <br><br><br><br><br> | <br><br><br><br><br> |
| <b>ISSUED DATE:</b>  |                      |                      |                      |

## **Crystalfontz America, Inc.**

12412 East Saltese Avenue  
Spokane Valley, WA 99216-0357

Phone: (888) 206-9720

Fax: (509) 892-1203

Email: [techinfo@crystalfontz.com](mailto:techinfo@crystalfontz.com)

URL: [www.crystalfontz.com](http://www.crystalfontz.com)

# ***Contents***

- 1.Module Classification Information
- 2.Precautions in use of OLED Modules
- 3.General Specification
- 4.Absolute Maximum Ratings
- 5.Electrical Characteristics
- 6.Optical Characteristics
- 7.Interface Pin Function
- 8.Contour Drawing & Block Diagram
9. Graphic Display DDRAM Map
- 10.Instruction Table
- 11.Timing Characteristics
12. OLED Lifetime

## **1.Module Classification Information**

CFA L 12864 C—Y— B1

|   |                 |  |
|---|-----------------|--|
| ①Brand : <b>CRYSTALFONTZ AMERICA, INCORPORATED</b>                    |                 |  |
| ②Display Type : H→Character Type, G→Graphic Type , <b>L→OLED</b>      |                 |  |
| ③Display's Logical Dimensions : <b>128</b> columns by <b>64</b> rows. |                 |  |
| ④Model Variant: <b>C</b>  |                 |  |
| ⑤Color :  | <b>Y→Yellow</b> |  |
| Special Code  | <b>B1→Panel</b> |  |

## **2.Precautions in use of OLED Modules**

- (1)Avoid applying excessive shocks to the module or making any alterations or modifications to it.
- (2)Don't make extra holes on the printed circuit board, modify its shape or change the components of OLED module.
- (3)Don't disassemble the OLED.
- (4)Don't operate it above the absolute maximum rating.
- (5)Don't drop, bend or twist OLED.
- (6)Soldering: only to the I/O terminals.
- (7)Storage: please storage in anti-static electricity container and clean environment.

### **3.General Specification**

| Item                 | Dimension   | Unit |
|----------------------|---|------|
| Number of Characters | 128 columns x 64 Rows                                     | —    |
| Module dimension     | 45.24 x 65.14 (panel+FPC, 29.14 for panel) x 2.2<br>(MAX) | mm   |
| View area            | 37.04 x 19.51   | mm   |
| Active area          | 35.04 x 17.51   | mm   |
| Dot size             | 0.244 x 0.244   | mm   |
| Dot pitch            | 0.274 x 0.274   | mm   |
| LCD type             | OLED , Yellow   |      |
| Duty                 | 1/64  |      |

### **4.Absolute Maximum Ratings**

| Item                                  | Symbol          | Min | Typ | Max | Unit |
|---------------------------------------|-----------------|-----|-----|-----|------|
| Operating Temperature                 | T <sub>OP</sub> | -20 | —   | +70 | °C   |
| Storage Temperature                   | T <sub>ST</sub> | -30 | —   | +80 | °C   |
| Operating Current for V <sub>CC</sub> | I <sub>CC</sub> | —   | —   | 60  | mA   |
| Total Power *                         | P <sub>T</sub>  | —   | —   | 300 |      |
| Supply Voltage                        | V <sub>DD</sub> | 2.4 | 3.0 | 3.5 | V    |

\* Note: VDD = 3.0V, VCC =12.0V

## **5.Electrical Characteristics**

| Item                       | Symbol          | Condition | Min | Typ | Max                | Unit |
|----------------------------|-----------------|-----------|-----|-----|--------------------|------|
| Supply Voltage For Logic   | V <sub>DD</sub> | —         | 2.4 | 3.0 | 3.5                | V    |
| OLED Driver Supply Voltage | V <sub>CC</sub> | —         | 10  | 12  | 14                 | V    |
| Input High Volt.           | V <sub>IH</sub> | —         | 2.4 | —   | 3.5                | V    |
| Input Low Volt.            | V <sub>IL</sub> | —         | 0   | —   | 0.2V <sub>DD</sub> | V    |


## **6.Optical Characteristics**

| Item                          | Symbol | Condition           | Min | Typ   | Max | Unit              |
|-------------------------------|--------|---------------------|-----|-------|-----|-------------------|
| View Angle                    | (V)θ   |                     |     | 160   |     | deg               |
|                               | (H)φ   |                     |     | 160   |     | deg               |
| Contrast Ratio<br>(Dark Room) | CR     | 80cd/m <sup>2</sup> | —   | 100:1 | —   | —                 |
| Brightness                    |        | With polarizer      | 40  | —     | —   | cd/m <sup>2</sup> |

## **7.Interface Pin Function**

| PIN NAME | PIN NO | DESCRIPTION  |                        |                         |                  |
|----------|--------|--|------------------------|-------------------------|------------------|
| NC       | 1      | Not connect  |                        |                         |                  |
| GND      | 2      | Ground   |                        |                         |                  |
| GND      | 3      | Ground   |                        |                         |                  |
| NC       | 4      | Not connect  |                        |                         |                  |
| VDD      | 5      | Logic Voltage +3V  |                        |                         |                  |
| BS1      | 6      | These are MCU interface input selection pins. See the following table for selecting different interfaces:  |                        |                         |                  |
| BS2      | 7      | <b>Ttable</b>  | 6800-paralle interface | 8080-parallel interface | Serial interface |
|          |        | BS1  | 0                      | 1                       | 0                |
|          |        | BS2  | 1                      | 1                       | 0                |
| CS#      | 8      | Chip Select,active low   |                        |                         |                  |
| RES#     | 9      | Reset,active low   |                        |                         |                  |
| D/C#     | 10     | Data/Command Select. This is the Data/Command control pin. When it is pulled HIGH, the input at D7-D0 is treated as display data. When it is pulled LOW, the input at D7-D0 is transferred to the command registers. For detail relationship to MCU interface signals, please refer to the Timing Characteristics Diagrams.  |                        |                         |                  |
| R/W#     | 11     | This is a MCU interface input pin. When 6800-series Parallel Interface mode is selected, this pin is used as Read/Write (R/W) selection input. Pull this pin to HIGH for read mode and pull it to LOW for write mode. When 8080-series Parallel Interface mode is selected, this pin is used as Write (WR#) selection input. Pull this pin to LOW for write mode. Data write operation is initiated when this pin is pulled LOW and the CS# is pulled LOW. |                        |                         |                  |
| E(RD#)   | 12     | This is a MCU interface input pin. When 6800-series Parallel Interface is selected, this pin is used as Enable (E) signal. Read/Write operation is initiated when this pin is pulled HIGH and the CS# pin is pulled LOW. When 8080-series Parallel Interface is selected, this pin is used to receive the Read Data (RD#)signal. Data read operation is initiated when this pin is pulled LOW and CS# pin is pulled LOW.                                   |                        |                         |                  |
| D0-D7    | 13-20  | These are 8-bit bi-directional data bus to be connected to the microprocessor's data bus. When serial interface mode is selected, D1 will be the serial data input, SDIN, and D0 will be the serial clock input, SCLK.   |                        |                         |                  |
| IREF     | 21     | Segment(Column) Current Reference. A resistor should be connected between this pin and VSS.  |                        |                         |                  |
| VCOMH    | 22     | Common(Row) High Voltage, A Capacitor should be connect between this pin and VSS.  |                        |                         |                  |
| VCC      | 23     | OLED drive voltage +12V  |                        |                         |                  |
| NC       | 24     | Not connect  |                        |                         |                  |

## 8. Contour Drawing & Block Diagram



Note: Tolerance is  $\pm 0.3$  mm unless specified.



copyright © 2008 by  
**Crystalfontz America, Inc.**  
[www.crystalfontz.com/products/](http://www.crystalfontz.com/products/)


Part No.(s): CFAL12864C-Y-B1

Scale:  
Not to scale  
Units:  
Millimeters

Drawing Number:  
CFAL12864C\_master  
Date:  
2008/12/22

Hardware Rev.:  
vA  
Sheet:  
1 of 1

128X64L OLED Module




NOTE: Some pins omitted



# 9. Graphic Display DDRAM Map

Column address 00H

Column address 7FH



# 10. Instruction Table

(D/C#=0, R/W#(WR#) = 0, E(RD#)=1) unless specific setting is stated)

| Fundamental Command Table |  |                                       |                                       |   |   |   |   |   |   |  |  |
|---------------------------|--|---------------------------------------|---------------------------------------|---|---|---|---|---|---|--|--|
| D/C#                      | Hex  | D7                                    | D6                                    | D5  | D4  | D3  | D2  | D1  | D0  | Command  | Description  |
| 0                         | 00~0F                                      | 0                                     | 0                                     | 0   | 0   | X <sub>3</sub>  | X <sub>2</sub>  | X <sub>1</sub>  | X <sub>0</sub>  | Set Lower Column Start Address for Page Addressing Mode  | Set the lower nibble of the column start address register for Page Addressing Mode using X[3:0] as data bits. The initial display line register is reset to 0000b after RESET.   |
| 0                         | 10~1F                                      | 0                                     | 0                                     | 0   | 1   | X <sub>3</sub>  | X <sub>2</sub>  | X <sub>1</sub>  | X <sub>0</sub>  | Set Higher Column Start Address for Page Addressing Mode | Set the higher nibble of the column start address register for Page Addressing Mode using X[3:0] as data bits. The initial display line register is reset to 0000b after RESET.  |
| 0<br>0                    | 20<br>A[1:0]                               | 0<br>*                                | 0<br>*                                | 1<br>*  | 0<br>*  | 0<br>*  | 0<br>*  | 0<br>A <sub>1</sub>   | 0<br>A <sub>0</sub>   | Set Memory Addressing Mode                               | A[1:0] = 00b, Horizontal Addressing Mode<br>A[1:0] = 01b, Vertical Addressing Mode<br>A[1:0] = 10b, Page Addressing Mode (RESET)<br>A[1:0] = 11b, Invalid  |
| 0<br>0<br>0               | 21<br>A[7:0]<br>B[7:0]                     | 0<br>A <sub>7</sub><br>B <sub>7</sub> | 0<br>A <sub>6</sub><br>B <sub>6</sub> | 1<br>A <sub>5</sub><br>B <sub>5</sub>                                     | 0<br>A <sub>4</sub><br>B <sub>4</sub>                                     | 0<br>A <sub>3</sub><br>B <sub>3</sub>                                     | 0<br>A <sub>2</sub><br>B <sub>2</sub>                                     | 0<br>A <sub>1</sub><br>B <sub>1</sub>                                     | 1<br>A <sub>0</sub><br>B <sub>0</sub>                                     | Set Column Address                                       | Setup column start and end address<br>A[7:0] : Column start address, range : 0-131d, (RESET=0d)<br><br>B[7:0]: Column end address, range : 0-131d, (RESET =131d)   |
| 0<br>0<br>0               | 22<br>A[2:0]<br>B[2:0]                     | 0<br>*<br>*                           | 0<br>*<br>*                           | 1<br>*<br>*   | 0<br>*<br>*   | 0<br>*<br>*   | 0<br>A <sub>2</sub><br>B <sub>2</sub>                                     | 1<br>A <sub>1</sub><br>B <sub>1</sub>                                     | 0<br>A <sub>0</sub><br>B <sub>0</sub>                                     | Set Page Address   | Setup page start and end address<br>A[2:0] : Page start Address, range : 0-7d, (RESET = 0d)<br>B[2:0] : Page end Address, range : 0-7d, (RESET = 7d)   |
| 0                         | 40~7F                                      | 0                                     | 1                                     | X <sub>5</sub>  | X <sub>4</sub>  | X <sub>3</sub>  | X <sub>2</sub>  | X <sub>1</sub>  | X <sub>0</sub>  | Set Display Start Line                                   | Set display RAM display start line register from 0-63 using X <sub>5</sub> X <sub>3</sub> X <sub>2</sub> X <sub>1</sub> X <sub>0</sub> .<br>Display start line register is reset to 000000b during RESET.  |
| 0<br>0                    | 81<br>A[7:0]                               | 1<br>A <sub>7</sub>                   | 0<br>A <sub>6</sub>                   | 0<br>A <sub>5</sub>   | 0<br>A <sub>4</sub>   | 0<br>A <sub>3</sub>   | 0<br>A <sub>2</sub>   | 0<br>A <sub>1</sub>   | 1<br>A <sub>0</sub>   | Set Contrast Control For BANK0                           | Double byte command to select 1 out of 256 contrast steps. Contrast increases as the value increases. (RESET = 80h)  |
| 0<br>0                    | 82<br>A[7:0]                               | 1<br>A <sub>7</sub>                   | 0<br>A <sub>6</sub>                   | 0<br>A <sub>5</sub>   | 0<br>A <sub>4</sub>   | 0<br>A <sub>3</sub>   | 0<br>A <sub>2</sub>   | 1<br>A <sub>1</sub>   | 0<br>A <sub>0</sub>   | Set Brightness For Color Banks                           | Double byte command to select 1 out of 256 brightness steps. Brightness increases as the value increases. (RESET = 80h)  |
| 0<br>0<br>0<br>0<br>0     | 91<br>X[5:0]<br>A[5:0]<br>B[5:0]<br>C[5:0] | 1<br>*<br>*<br>*<br>*                 | 0<br>*<br>*<br>*<br>*                 | 0<br>X <sub>5</sub><br>A <sub>5</sub><br>B <sub>5</sub><br>C <sub>5</sub> | 1<br>X <sub>4</sub><br>A <sub>4</sub><br>B <sub>4</sub><br>C <sub>4</sub> | 0<br>X <sub>3</sub><br>A <sub>3</sub><br>B <sub>3</sub><br>C <sub>3</sub> | 0<br>X <sub>2</sub><br>A <sub>2</sub><br>B <sub>2</sub><br>C <sub>2</sub> | 0<br>X <sub>1</sub><br>A <sub>1</sub><br>B <sub>1</sub><br>C <sub>1</sub> | 1<br>X <sub>0</sub><br>A <sub>0</sub><br>B <sub>0</sub><br>C <sub>0</sub> | Set Look Up Table (LUT)                                  | Set current drive pulse width of BANK0, Color A, B and C.<br>BANK0: X[5:0] = 31... 63; for pulse width set to 32 ~ 64 clocks (RESET = 110001b)<br>Color A: A[5:0] same as above (RESET = 111111b)<br>Color B: B[5:0] same as above (RESET = 111111b)<br>Color C: C[5:0] same as above (RESET = 111111b)<br><br><b>Note</b><br>(1) Color D pulse width is fixed at 64 clocks pulse. |

**Fundamental Command Table**

| D/C#             | Hex  | D7  | D6  | D5  | D4  | D3  | D2  | D1  | D0  | Command                                   | Description  |
|------------------|--|---|---|---|---|---|---|---|---|---|--|
| 0<br>0<br>0<br>0 | 92<br>A[7:0]<br>B[7:0]<br>C[7:0]<br>D[7:0] | 1<br>A <sub>7</sub><br>B <sub>7</sub><br>C <sub>7</sub><br>D <sub>7</sub> | 0<br>A <sub>6</sub><br>B <sub>6</sub><br>C <sub>6</sub><br>D <sub>6</sub> | 0<br>A <sub>5</sub><br>B <sub>5</sub><br>C <sub>5</sub><br>D <sub>5</sub> | 1<br>A <sub>4</sub><br>B <sub>4</sub><br>C <sub>4</sub><br>D <sub>4</sub> | 0<br>A <sub>3</sub><br>B <sub>3</sub><br>C <sub>3</sub><br>D <sub>3</sub> | 0<br>A <sub>2</sub><br>B <sub>2</sub><br>C <sub>2</sub><br>D <sub>2</sub> | 1<br>A <sub>1</sub><br>B <sub>1</sub><br>C <sub>1</sub><br>D <sub>1</sub> | 0<br>A <sub>0</sub><br>B <sub>0</sub><br>C <sub>0</sub><br>D <sub>0</sub> | Set Bank Color of BANK1 to BANK16 (PAGE0) | Set the bank color of BANK1~BANK16 to any one of the 4 colors : A, B, C and D .<br><br>A[1:0] : 00b, 01b, 10b, or 11b for Color = A, B, C or D of BANK1<br>A[3:2] : 00b, 01b, 10b, or 11b for Color = A, B, C or D of BANK2<br>:<br>:<br>D[5:4]: 00b, 01b, 10b, or 11b for Color = A, B, C or D of BANK15<br>D[7:6]: 00b, 01b, 10b, or 11b for Color = A, B, C or D of BANK16  |
| 0<br>0<br>0<br>0 | 93<br>A[7:0]<br>B[7:0]<br>C[7:0]<br>D[7:0] | 1<br>A <sub>7</sub><br>B <sub>7</sub><br>C <sub>7</sub><br>D <sub>7</sub> | 0<br>A <sub>6</sub><br>B <sub>6</sub><br>C <sub>6</sub><br>D <sub>6</sub> | 0<br>A <sub>5</sub><br>B <sub>5</sub><br>C <sub>5</sub><br>D <sub>5</sub> | 1<br>A <sub>4</sub><br>B <sub>4</sub><br>C <sub>4</sub><br>D <sub>4</sub> | 0<br>A <sub>3</sub><br>B <sub>3</sub><br>C <sub>3</sub><br>D <sub>3</sub> | 0<br>A <sub>2</sub><br>B <sub>2</sub><br>C <sub>2</sub><br>D <sub>2</sub> | 1<br>A <sub>1</sub><br>B <sub>1</sub><br>C <sub>1</sub><br>D <sub>1</sub> | 1<br>A <sub>0</sub><br>B <sub>0</sub><br>C <sub>0</sub><br>D <sub>0</sub> | Set Bank Color of BANK17~BANK32 (PAGE1)   | Set the bank color of BANK17~BANK32 to any one of the 4 colors: A, B, C and D.<br><br>A[1:0] : 00b, 01b, 10b, or 11b for Color = A, B, C or D of BANK17<br>A[3:2] : 00b, 01b, 10b, or 1b1 for Color = A, B, C or D of BANK18<br>:<br>:<br>D[5:4]: 00b, 01b, 10b, or 11b for Color = A, B, C or D of BANK31<br>D[7:6]: 00b, 01b, 10b, or 11b for Color = A, B, C or D of BANK32 |
| 0                | A0/A1                                      | 1   | 0   | 1   | 0   | 0   | 0   | 0   | X <sub>0</sub>  | Set Segment Re-map                        | X[0]=0b: column address 0 is mapped to SEG0 (RESET)<br>X[0]=1b: column address 131 is mapped to SEG0   |
| 0                | A4/A5                                      | 1   | 0   | 1   | 0   | 0   | 1   | 0   | X <sub>0</sub>  | Entire Display ON                         | X <sub>0</sub> =0b: Resume to RAM content display (RESET)<br>Output follows RAM content<br>X <sub>0</sub> =1b: Entire display ON<br>Output ignores RAM content   |
| 0                | A6/A7                                      | 1   | 0   | 1   | 0   | 0   | 1   | 1   | X <sub>0</sub>  | Set Normal/Inverse Display                | X[0]=0b: Normal display (RESET)<br>0 in RAM: OFF in display panel<br>1 in RAM: ON in display panel<br><br>X[0]=1b: inverse display<br>0 in RAM: ON in display panel<br>1 in RAM: OFF in display panel  |
| 0<br>0           | A8<br>A[5:0]                               | 1<br>*  | 0<br>*  | 1<br>A <sub>5</sub>   | 0<br>A <sub>4</sub>   | 1<br>A <sub>3</sub>   | 0<br>A <sub>2</sub>   | 0<br>A <sub>1</sub>   | 0<br>A <sub>0</sub>   | Set Multiplex Ratio                       | Set MUX ratio to N+1 MUX<br>N=A[5:0] : from 16MUX to 64MUX, RESET= 111111b (i.e. 64MUX)<br>A[5:0] from 0 to 14 are invalid entry.  |
| 0                | AA   | 1   | 0   | 1   | 0   | 1   | 0   | 1   | 0   | Reserved                                  | Reserved   |
| 0<br>0<br>0<br>0 | AB<br>A[3:0]<br>B[7:0]<br>C[7:0]           | 1<br>*<br>B <sub>7</sub><br>C <sub>7</sub>                                | 0<br>*<br>B <sub>6</sub><br>C <sub>6</sub>                                | 1<br>*<br>B <sub>5</sub><br>C <sub>5</sub>                                | 0<br>*<br>B <sub>4</sub><br>C <sub>4</sub>                                | 1<br>A <sub>3</sub><br>B <sub>3</sub><br>C <sub>3</sub>                   | 0<br>A <sub>2</sub><br>B <sub>2</sub><br>C <sub>2</sub>                   | 1<br>A <sub>1</sub><br>B <sub>1</sub><br>C <sub>1</sub>                   | 1<br>A <sub>0</sub><br>B <sub>0</sub><br>C <sub>0</sub>                   | Dim mode setting                          | A[3:0] : Reserved (set as 0000b)<br>B [7:0] : Set contrast for BANK0, valid range 0-255d, please refer to command 81h<br>C [7:0] : Set brightness for color bank, valid range 0-255d, please refer to command 82h  |

**Fundamental Command Table**

| D/C#   | Hex            | D7                  | D6                  | D5                  | D4                  | D3                  | D2                  | D1                  | D0                  | Command   | Description  |
|--------|----------------|---------------------|---------------------|---------------------|---------------------|---------------------|---------------------|---------------------|---------------------|---|--|
| 0<br>0 | AD<br>A[7:0]   | 1<br>1              | 0<br>0              | 1<br>0              | 0<br>0              | 1<br>1              | 1<br>1              | 0<br>1              | 1<br>A <sub>0</sub> | Master Configuration                                | A[0]=0b, Select external V <sub>CC</sub> supply (RESET)<br>A[0]=1b, Select internal DC-DC voltage converter<br><br><b>Note</b><br>( <sup>1</sup> ) Refer to Section 8.11 for DC-DC converter details<br>( <sup>2</sup> ) The setting will be activated after issuing Set Display ON command (ACh / AFh)  |
| 0      | AC<br>AE<br>AF | 1                   | 0                   | 1                   | 0                   | 1                   | 1                   | A <sub>1</sub>      | A <sub>0</sub>      | Set Display ON/OFF                                  | ACh = Display ON in dim mode<br><br>AEh = Display OFF (sleep mode) (RESET)<br><br>AFh = Display ON in normal mode  |
| 0      | B0~B7          | 1                   | 0                   | 1                   | 1                   | 0                   | X <sub>2</sub>      | X <sub>1</sub>      | X <sub>0</sub>      | Set Page Start Address for Page Addressing Mode     | Set GDDRAM Page Start Address (PAGE0~PAGE7) for Page Addressing Mode using X[2:0].   |
| 0      | C0/C8          | 1                   | 1                   | 0                   | 0                   | X <sub>3</sub>      | 0                   | 0                   | 0                   | Set COM Output Scan Direction                       | X[3]=0b: normal mode (RESET) Scan from COM0 to COM[N-1]<br>X[3]=1b: remapped mode. Scan from COM[N-1] to CO0<br><br>Where N is the Multiplex ratio.  |
| 0<br>0 | D3<br>A[5:0]   | 1<br>*              | 1<br>*              | 0<br>A <sub>5</sub> | 1<br>A <sub>4</sub> | 0<br>A <sub>3</sub> | 0<br>A <sub>2</sub> | 1<br>A <sub>1</sub> | 1<br>A <sub>0</sub> | Set Display Offset                                  | Set vertical shift by COM from 0~63.<br>The value is reset to 00h after RESET.   |
| 0      | D5<br>A[7:0]   | 1<br>A <sub>7</sub> | 1<br>A <sub>6</sub> | 0<br>A <sub>5</sub> | 1<br>A <sub>4</sub> | 0<br>A <sub>3</sub> | 1<br>A <sub>2</sub> | 0<br>A <sub>1</sub> | 1<br>A <sub>0</sub> | Set Display Clock Divide Ratio/Oscillator Frequency | A[3:0] : Define the divide ratio (D) of the display clocks (DCLK):<br>Divide ratio= A[3:0] + 1, RESET is 0000b (divide ratio = 1)<br><br>A[7:4] : Set the Oscillator Frequency, F <sub>OSC</sub> . Oscillator Frequency increases with the value of A[7:4] and vice versa. RESET is 0111b<br>Range:0000b~1111b<br>Frequency increases as setting value increases.<br>Refer to section 10.1.23 for details. |
| 0<br>0 | D8             | 1<br>0              | 1<br>0              | 0<br>X <sub>5</sub> | 1<br>X <sub>4</sub> | 1<br>0              | 0<br>X <sub>2</sub> | 0<br>0              | 0<br>X <sub>0</sub> | Set Area Color Mode ON/OFF & Low Power Display Mode | X[5:4]= 00b (RESET) : monochrome mode<br>X[5:4]= 11b Area Color enable<br><br>X[2]=0b and X[0]=0b: Normal power mode(RESET)<br>X[2]=1b and X[0]=1b: Set low power display mode   |
| 0<br>0 | D9<br>A[7:0]   | 1<br>A <sub>7</sub> | 1<br>A <sub>6</sub> | 0<br>A <sub>5</sub> | 1<br>A <sub>4</sub> | 1<br>A <sub>3</sub> | 0<br>A <sub>2</sub> | 0<br>A <sub>1</sub> | 1<br>A <sub>0</sub> | Set Pre-charge Period                               | A[3:0] : Phase 1 period of up to 15 DCLK clocks (RESET=2h); 0 is invalid entry<br><br>A[7:4] : Phase 2 period of up to 15 DCLK clocks (RESET=2h); 0 is invalid entry   |

| Fundamental Command Table |              |                                  |        |                     |                     |                     |                     |        |        |   |   |        |             |                                  |       |     |                          |       |     |                                  |       |     |                          |
|---------------------------|--------------|----------------------------------|--------|---------------------|---------------------|---------------------|---------------------|--------|--------|---|---|--------|-------------|----------------------------------|-------|-----|--------------------------|-------|-----|----------------------------------|-------|-----|--------------------------|
| D/C#                      | Hex          | D7                               | D6     | D5                  | D4                  | D3                  | D2                  | D1     | D0     | Command                                   | Description   |        |             |                                  |       |     |                          |       |     |                                  |       |     |                          |
| 0<br>0                    | DA           | 1<br>0                           | 1<br>0 | 0<br>X <sub>5</sub> | 1<br>X <sub>4</sub> | 1<br>0              | 0<br>0              | 1<br>1 | 0<br>0 | Set COM Pins<br>Hardware<br>Configuration | X[4]=0b, Sequential COM pin configuration<br>X[4]=1b(RESET), Alternative COM pin configuration<br><br>X[5]=0b(RESET), Disable COM Left/Right remap<br>X[5]=1b, Enable COM Left/Right remap<br><br>Please refer to Table 10-3 for details.   |        |             |                                  |       |     |                          |       |     |                                  |       |     |                          |
| 0<br>0                    | DB<br>A[5:2] | 1<br>0                           | 1<br>0 | 0<br>A <sub>5</sub> | 1<br>A <sub>4</sub> | 1<br>A <sub>3</sub> | 0<br>A <sub>2</sub> | 1<br>0 | 1<br>0 | Set V <sub>COMH</sub> Deselect<br>Level   | <table><tr><th>A[5:2]</th><th>Hex<br/>code</th><th>V<sub>COMH</sub> deselect level</th></tr><tr><td>0000b</td><td>00h</td><td>~ 0.43 x V<sub>CC</sub></td></tr><tr><td>1101b</td><td>34h</td><td>~ 0.77 x V<sub>CC</sub> (RESET)</td></tr><tr><td>1111b</td><td>3Ch</td><td>~ 0.83 x V<sub>CC</sub></td></tr></table> | A[5:2] | Hex<br>code | V <sub>COMH</sub> deselect level | 0000b | 00h | ~ 0.43 x V <sub>CC</sub> | 1101b | 34h | ~ 0.77 x V <sub>CC</sub> (RESET) | 1111b | 3Ch | ~ 0.83 x V <sub>CC</sub> |
| A[5:2]                    | Hex<br>code  | V <sub>COMH</sub> deselect level |        |                     |                     |                     |                     |        |        |   |   |        |             |                                  |       |     |                          |       |     |                                  |       |     |                          |
| 0000b                     | 00h          | ~ 0.43 x V <sub>CC</sub>         |        |                     |                     |                     |                     |        |        |   |   |        |             |                                  |       |     |                          |       |     |                                  |       |     |                          |
| 1101b                     | 34h          | ~ 0.77 x V <sub>CC</sub> (RESET) |        |                     |                     |                     |                     |        |        |   |   |        |             |                                  |       |     |                          |       |     |                                  |       |     |                          |
| 1111b                     | 3Ch          | ~ 0.83 x V <sub>CC</sub>         |        |                     |                     |                     |                     |        |        |   |   |        |             |                                  |       |     |                          |       |     |                                  |       |     |                          |
| 0                         | E0           | 1                                | 1      | 1                   | 0                   | 0                   | 0                   | 0      | 0      | Enter Read Modify<br>Write                | Enter the Read Modify Write mode.<br>During the Read Modify Write mode, the RAM<br>address will not be incremented even there is RAM<br>access by the MCU.  |        |             |                                  |       |     |                          |       |     |                                  |       |     |                          |
| 0                         | E3           | 1                                | 1      | 1                   | 0                   | 0                   | 0                   | 1      | 1      | NOP                                       | Command for no operation  |        |             |                                  |       |     |                          |       |     |                                  |       |     |                          |
| 0                         | EE           | 1                                | 1      | 1                   | 0                   | 1                   | 1                   | 1      | 0      | Exit Read Modify<br>Write                 | Exit the Read Modify Write mode (Please refer to<br>command E0h)  |        |             |                                  |       |     |                          |       |     |                                  |       |     |                          |

**Graphic Acceleration Command Table**

| D/C#              | Hex             | D7           | D6 | D5             | D4             | D3             | D2             | D1             | D0             | Command   | Description  |              |              |              |              |              |              |              |              |  |                 |                 |                  |                 |                  |                |                   |                |              |              |              |              |              |              |              |              |  |
|-------------------|-----------------|--------------|----|----------------|----------------|----------------|----------------|----------------|----------------|---|--|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--|-----------------|-----------------|------------------|-----------------|------------------|----------------|-------------------|----------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--|
| 0                 | 26/27           | 0            | 0  | 1              | 0              | 0              | 1              | 1              | X <sub>0</sub> | Horizontal Scroll Setup                         | X[0]=0, Right Horizontal Scroll<br>X[0]=1, Left Horizontal Scroll<br><br>A[2:0] : Set number of column scroll offset<br>000b No horizontal scroll<br>001b Horizontal scroll by 1 column<br>010b Horizontal scroll by 2 columns<br>011b Horizontal scroll by 3 columns<br>100b Horizontal scroll by 4 columns<br>Other values are invalid.<br>B[2:0] : Define start page address<br><table><tr><td>000b – PAGE0</td><td>011b – PAGE3</td><td>110b – PAGE6</td></tr><tr><td>001b – PAGE1</td><td>100b – PAGE4</td><td>111b – PAGE7</td></tr><tr><td>010b – PAGE2</td><td>101b – PAGE5</td><td></td></tr></table> C[2:0] : Set time interval between each scroll step in terms of frame frequency<br><table><tr><td>000b – 6 frames</td><td>100b – 3 frames</td></tr><tr><td>001b – 32 frames</td><td>101b – 4 frames</td></tr><tr><td>010b – 64 frames</td><td>110b – 2 frame</td></tr><tr><td>011b – 128 frames</td><td>111b – Invalid</td></tr></table> D[2:0] : Define end page address<br><table><tr><td>000b – PAGE0</td><td>011b – PAGE3</td><td>110b – PAGE6</td></tr><tr><td>001b – PAGE1</td><td>100b – PAGE4</td><td>111b – PAGE7</td></tr><tr><td>010b – PAGE2</td><td>101b – PAGE5</td><td></td></tr></table> The value of D[2:0] must be larger or equal to B[2:0]  | 000b – PAGE0 | 011b – PAGE3 | 110b – PAGE6 | 001b – PAGE1 | 100b – PAGE4 | 111b – PAGE7 | 010b – PAGE2 | 101b – PAGE5 |  | 000b – 6 frames | 100b – 3 frames | 001b – 32 frames | 101b – 4 frames | 010b – 64 frames | 110b – 2 frame | 011b – 128 frames | 111b – Invalid | 000b – PAGE0 | 011b – PAGE3 | 110b – PAGE6 | 001b – PAGE1 | 100b – PAGE4 | 111b – PAGE7 | 010b – PAGE2 | 101b – PAGE5 |  |
| 000b – PAGE0      | 011b – PAGE3    | 110b – PAGE6 |    |                |                |                |                |                |                |   |  |              |              |              |              |              |              |              |              |  |                 |                 |                  |                 |                  |                |                   |                |              |              |              |              |              |              |              |              |  |
| 001b – PAGE1      | 100b – PAGE4    | 111b – PAGE7 |    |                |                |                |                |                |                |   |  |              |              |              |              |              |              |              |              |  |                 |                 |                  |                 |                  |                |                   |                |              |              |              |              |              |              |              |              |  |
| 010b – PAGE2      | 101b – PAGE5    |              |    |                |                |                |                |                |                |   |  |              |              |              |              |              |              |              |              |  |                 |                 |                  |                 |                  |                |                   |                |              |              |              |              |              |              |              |              |  |
| 000b – 6 frames   | 100b – 3 frames |              |    |                |                |                |                |                |                |   |  |              |              |              |              |              |              |              |              |  |                 |                 |                  |                 |                  |                |                   |                |              |              |              |              |              |              |              |              |  |
| 001b – 32 frames  | 101b – 4 frames |              |    |                |                |                |                |                |                |   |  |              |              |              |              |              |              |              |              |  |                 |                 |                  |                 |                  |                |                   |                |              |              |              |              |              |              |              |              |  |
| 010b – 64 frames  | 110b – 2 frame  |              |    |                |                |                |                |                |                |   |  |              |              |              |              |              |              |              |              |  |                 |                 |                  |                 |                  |                |                   |                |              |              |              |              |              |              |              |              |  |
| 011b – 128 frames | 111b – Invalid  |              |    |                |                |                |                |                |                |   |  |              |              |              |              |              |              |              |              |  |                 |                 |                  |                 |                  |                |                   |                |              |              |              |              |              |              |              |              |  |
| 000b – PAGE0      | 011b – PAGE3    | 110b – PAGE6 |    |                |                |                |                |                |                |   |  |              |              |              |              |              |              |              |              |  |                 |                 |                  |                 |                  |                |                   |                |              |              |              |              |              |              |              |              |  |
| 001b – PAGE1      | 100b – PAGE4    | 111b – PAGE7 |    |                |                |                |                |                |                |   |  |              |              |              |              |              |              |              |              |  |                 |                 |                  |                 |                  |                |                   |                |              |              |              |              |              |              |              |              |  |
| 010b – PAGE2      | 101b – PAGE5    |              |    |                |                |                |                |                |                |   |  |              |              |              |              |              |              |              |              |  |                 |                 |                  |                 |                  |                |                   |                |              |              |              |              |              |              |              |              |  |
| 0                 | A[2:0]          | *            | *  | *              | *              | *              | A <sub>2</sub> | A <sub>1</sub> | A <sub>0</sub> |   |  |              |              |              |              |              |              |              |              |  |                 |                 |                  |                 |                  |                |                   |                |              |              |              |              |              |              |              |              |  |
| 0                 | B[2:0]          | *            | *  | *              | *              | *              | B <sub>2</sub> | B <sub>1</sub> | B <sub>0</sub> |   |  |              |              |              |              |              |              |              |              |  |                 |                 |                  |                 |                  |                |                   |                |              |              |              |              |              |              |              |              |  |
| 0                 | C[2:0]          | *            | *  | *              | *              | *              | C <sub>2</sub> | C <sub>1</sub> | C <sub>0</sub> |   |  |              |              |              |              |              |              |              |              |  |                 |                 |                  |                 |                  |                |                   |                |              |              |              |              |              |              |              |              |  |
| 0                 | D[2:0]          | *            | *  | *              | *              | *              | D <sub>2</sub> | D <sub>1</sub> | D <sub>0</sub> |   |  |              |              |              |              |              |              |              |              |  |                 |                 |                  |                 |                  |                |                   |                |              |              |              |              |              |              |              |              |  |
| 0                 | 29/2A           | 0            | 0  | 1              | 0              | 1              | 0              | X <sub>1</sub> | X <sub>0</sub> | Continuous Vertical and Horizontal Scroll Setup | X <sub>1</sub> X <sub>0</sub> =01b : Vertical and Right Horizontal Scroll<br>X <sub>1</sub> X <sub>0</sub> =10b : Vertical and Left Horizontal Scroll<br><br>A[2:0] : Set number of column scroll offset<br>000b No horizontal scroll<br>001b Horizontal scroll by 1 column<br>010b Horizontal scroll by 2 columns<br>011b Horizontal scroll by 3 columns<br>100b Horizontal scroll by 4 columns<br>Other values are invalid.<br>B[2:0] : Define start page address<br><table><tr><td>000b – PAGE0</td><td>011b – PAGE3</td><td>110b – PAGE6</td></tr><tr><td>001b – PAGE1</td><td>100b – PAGE4</td><td>111b – PAGE7</td></tr><tr><td>010b – PAGE2</td><td>101b – PAGE5</td><td></td></tr></table> C[2:0] : Set time interval between each scroll step in terms of frame frequency<br><table><tr><td>000b – 6 frames</td><td>100b – 3 frames</td></tr><tr><td>001b – 32 frames</td><td>101b – 4 frames</td></tr><tr><td>010b – 64 frames</td><td>110b – 2 frame</td></tr><tr><td>011b – 128 frames</td><td>111b – Invalid</td></tr></table> D[2:0] : Define end page address<br><table><tr><td>000b – PAGE0</td><td>011b – PAGE3</td><td>110b – PAGE6</td></tr><tr><td>001b – PAGE1</td><td>100b – PAGE4</td><td>111b – PAGE7</td></tr><tr><td>010b – PAGE2</td><td>101b – PAGE5</td><td></td></tr></table> The value of D[2:0] must be larger or equal to B[2:0]<br>E[5:0] : Vertical scrolling offset<br>e.g. E[5:0]= 01h refer to offset =1 row<br>E[5:0] =3Fh refer to offset =63 rows | 000b – PAGE0 | 011b – PAGE3 | 110b – PAGE6 | 001b – PAGE1 | 100b – PAGE4 | 111b – PAGE7 | 010b – PAGE2 | 101b – PAGE5 |  | 000b – 6 frames | 100b – 3 frames | 001b – 32 frames | 101b – 4 frames | 010b – 64 frames | 110b – 2 frame | 011b – 128 frames | 111b – Invalid | 000b – PAGE0 | 011b – PAGE3 | 110b – PAGE6 | 001b – PAGE1 | 100b – PAGE4 | 111b – PAGE7 | 010b – PAGE2 | 101b – PAGE5 |  |
| 000b – PAGE0      | 011b – PAGE3    | 110b – PAGE6 |    |                |                |                |                |                |                |   |  |              |              |              |              |              |              |              |              |  |                 |                 |                  |                 |                  |                |                   |                |              |              |              |              |              |              |              |              |  |
| 001b – PAGE1      | 100b – PAGE4    | 111b – PAGE7 |    |                |                |                |                |                |                |   |  |              |              |              |              |              |              |              |              |  |                 |                 |                  |                 |                  |                |                   |                |              |              |              |              |              |              |              |              |  |
| 010b – PAGE2      | 101b – PAGE5    |              |    |                |                |                |                |                |                |   |  |              |              |              |              |              |              |              |              |  |                 |                 |                  |                 |                  |                |                   |                |              |              |              |              |              |              |              |              |  |
| 000b – 6 frames   | 100b – 3 frames |              |    |                |                |                |                |                |                |   |  |              |              |              |              |              |              |              |              |  |                 |                 |                  |                 |                  |                |                   |                |              |              |              |              |              |              |              |              |  |
| 001b – 32 frames  | 101b – 4 frames |              |    |                |                |                |                |                |                |   |  |              |              |              |              |              |              |              |              |  |                 |                 |                  |                 |                  |                |                   |                |              |              |              |              |              |              |              |              |  |
| 010b – 64 frames  | 110b – 2 frame  |              |    |                |                |                |                |                |                |   |  |              |              |              |              |              |              |              |              |  |                 |                 |                  |                 |                  |                |                   |                |              |              |              |              |              |              |              |              |  |
| 011b – 128 frames | 111b – Invalid  |              |    |                |                |                |                |                |                |   |  |              |              |              |              |              |              |              |              |  |                 |                 |                  |                 |                  |                |                   |                |              |              |              |              |              |              |              |              |  |
| 000b – PAGE0      | 011b – PAGE3    | 110b – PAGE6 |    |                |                |                |                |                |                |   |  |              |              |              |              |              |              |              |              |  |                 |                 |                  |                 |                  |                |                   |                |              |              |              |              |              |              |              |              |  |
| 001b – PAGE1      | 100b – PAGE4    | 111b – PAGE7 |    |                |                |                |                |                |                |   |  |              |              |              |              |              |              |              |              |  |                 |                 |                  |                 |                  |                |                   |                |              |              |              |              |              |              |              |              |  |
| 010b – PAGE2      | 101b – PAGE5    |              |    |                |                |                |                |                |                |   |  |              |              |              |              |              |              |              |              |  |                 |                 |                  |                 |                  |                |                   |                |              |              |              |              |              |              |              |              |  |
| 0                 | A[2:0]          | *            | *  | *              | *              | *              | A <sub>2</sub> | A <sub>1</sub> | A <sub>0</sub> |   |  |              |              |              |              |              |              |              |              |  |                 |                 |                  |                 |                  |                |                   |                |              |              |              |              |              |              |              |              |  |
| 0                 | B[2:0]          | *            | *  | *              | *              | *              | B <sub>2</sub> | B <sub>1</sub> | B <sub>0</sub> |   |  |              |              |              |              |              |              |              |              |  |                 |                 |                  |                 |                  |                |                   |                |              |              |              |              |              |              |              |              |  |
| 0                 | C[2:0]          | *            | *  | *              | *              | *              | C <sub>2</sub> | C <sub>1</sub> | C <sub>0</sub> |   |  |              |              |              |              |              |              |              |              |  |                 |                 |                  |                 |                  |                |                   |                |              |              |              |              |              |              |              |              |  |
| 0                 | D[2:0]          | *            | *  | *              | *              | *              | D <sub>2</sub> | D <sub>1</sub> | D <sub>0</sub> |   |  |              |              |              |              |              |              |              |              |  |                 |                 |                  |                 |                  |                |                   |                |              |              |              |              |              |              |              |              |  |
| 0                 | E[5:0]          | *            | *  | E <sub>5</sub> | E <sub>4</sub> | E <sub>3</sub> | E <sub>2</sub> | E <sub>1</sub> | E <sub>0</sub> |   |  |              |              |              |              |              |              |              |              |  |                 |                 |                  |                 |                  |                |                   |                |              |              |              |              |              |              |              |              |  |

| Graphic Acceleration Command Table |                        |             |                          |                                       |                                       |                                       |                                       |                                       |                                       |                          |  |
|------------------------------------|------------------------|-------------|--------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|--------------------------|--|
| D/C#                               | Hex                    | D7          | D6                       | D5                                    | D4                                    | D3                                    | D2                                    | D1                                    | D0                                    | Command                  | Description  |
| 0                                  | 2E                     | 0           | 0                        | 1                                     | 0                                     | 1                                     | 1                                     | 1                                     | 0                                     | Deactivate scroll        | Stop scrolling that is configured by command 26h/27h/29h/2Ah.<br><br><b>Note</b><br>(1) After sending 2Eh command to deactivate the scrolling action, the ram data needs to be rewritten.  |
| 0                                  | 2F                     | 0           | 0                        | 1                                     | 0                                     | 1                                     | 1                                     | 1                                     | 1                                     | Activate scroll          | Start scrolling that is configured by the scrolling setup commands :26h/27h/29h/2Ah with the following valid sequences:<br>Valid command sequence 1: 26h ;2Fh.<br>Valid command sequence 2: 27h ;2Fh.<br>Valid command sequence 3: 29h ;2Fh.<br>Valid command sequence 4: 2Ah ;2Fh.<br><br>For example, if “26h; 2Ah; 2Fh.” commands are issued, the setting in the last scrolling setup command, i.e. 2Ah in this case, will be executed. In other words, setting in the last scrolling setup command overwrites the setting in the previous scrolling setup commands.  |
| 0<br>0<br>0                        | A3<br>A[5:0]<br>B[6:0] | 1<br>*<br>* | 0<br>*<br>B <sub>6</sub> | 1<br>A <sub>5</sub><br>B <sub>5</sub> | 0<br>A <sub>4</sub><br>B <sub>4</sub> | 0<br>A <sub>3</sub><br>B <sub>3</sub> | 0<br>A <sub>2</sub><br>B <sub>2</sub> | 1<br>A <sub>1</sub><br>B <sub>1</sub> | 1<br>A <sub>0</sub><br>B <sub>0</sub> | Set Vertical Scroll Area | A[5:0] : Set No. of rows in top fixed area. The No. of rows in top fixed area is referenced to the top of the GDDRAM (i.e. row 0).[RESET = 0]<br><br>B[6:0] : Set No. of rows in scroll area. This is the number of rows to be used for vertical scrolling. The scroll area starts in the first row below the top fixed area. [RESET = 64]<br><br><b>Note</b><br>(1) A[5:0]+B[6:0] <= MUX ratio<br>(2) B[6:0] <= MUX ratio<br>(3a) Vertical scrolling offset (E[5:0] in 29h/2Ah) < B[6:0]<br>(3b) Set Display Start Line (X5X4X3X2X1X0 of 40h~7Fh) < B[6:0]<br>(4) The last row of the scroll area shifts to the first row of the scroll area.<br>(5) For 64d MUX display<br>A[5:0] = 0, B[6:0]=64 : whole area scrolls<br>A[5:0]= 0, B[6:0] < 64 : top area scrolls<br>A[5:0] + B[6:0] < 64 : central area scrolls<br>A[5:0] + B[6:0] = 64 : bottom area scrolls<br>Please refer to Figure 10-14 for details. |

**Note**

<sup>(1)</sup> “\*” stands for “Don’t care”.

## Read Command Table

| Bit Pattern   | Command              | Description   |
|---|----------------------|---|
| D <sub>7</sub> D <sub>6</sub> D <sub>5</sub> D <sub>4</sub> D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub> | Status Register Read | D[7] : Reserve<br>D[6] : “1” for display OFF / “0” for display ON<br>D[5] : Reserve<br>D[4] : Reserve<br>D[3] : Reserve<br>D[2] : Reserve<br>D[1] : Reserve<br>D[0] : Reserve |

### Note

<sup>(1)</sup> Patterns other than those given in the Command Table are prohibited to enter the chip as a command; as unexpected results can occur.




# 11. Timing Characteristics

6800-Series MPU Parallel Interface Timing Characteristics

(TA=25°C)

| Symbol      | Parameter                            | Min | Typ | Max | Unit |
|-------------|--------------------------------------|-----|-----|-----|------|
| $t_{cycle}$ | Clock Cycle Time                     | 300 | -   | -   | ns   |
| $t_{AS}$    | Address Setup Time                   | 0   | -   | -   | ns   |
| $t_{AH}$    | Address Hold Time                    | 0   | -   | -   | ns   |
| $t_{DSW}$   | Write Data Setup Time                | 40  | -   | -   | ns   |
| $t_{DHW}$   | Write Data Hold Time                 | 15  | -   | -   | ns   |
| $t_{DHR}$   | Read Data Hold Time                  | 20  | -   | -   | ns   |
| $t_{OH}$    | Output Disable Time                  | -   | -   | 70  | ns   |
| $t_{ACC}$   | Access Time                          | -   | -   | 140 | ns   |
| $PW_{CSL}$  | Chip Select Low Pulse Width (read)   | 120 | -   | -   | ns   |
|             | Chip Select Low Pulse Width (write)  | 60  | -   | -   | ns   |
| $PW_{CSH}$  | Chip Select High Pulse Width (read)  | 60  | -   | -   | ns   |
|             | Chip Select High Pulse Width (write) | 60  | -   | -   | ns   |
| $t_R$       | Rise Time                            | -   | -   | 15  | ns   |
| $t_F$       | Fall Time                            | -   | -   | 15  | ns   |




6800-series MPU parallel interface characteristics

# 8080-Series MPU Parallel Interface Timing Characteristics

(TA =25°C)

| Symbol      | Parameter   | Min       | Typ | Max | Unit |
|-------------|---|-----------|-----|-----|------|
| $t_{cycle}$ | Clock Cycle Time  | 300       | -   | -   | ns   |
| $t_{AS}$    | Address Setup Time  | 0         | -   | -   | ns   |
| $t_{AH}$    | Address Hold Time   | 0         | -   | -   | ns   |
| $t_{DSW}$   | Write Data Setup Time   | 40        | -   | -   | ns   |
| $t_{DHW}$   | Write Data Hold Time  | 15        | -   | -   | ns   |
| $t_{DHR}$   | Read Data Hold Time   | 20        | -   | -   | ns   |
| $t_{OH}$    | Output Disable Time   | -         | -   | 70  | ns   |
| $t_{ACC}$   | Access Time   | -         | -   | 140 | ns   |
| $PW_{CSL}$  | Chip Select Low Pulse Width (read)<br>Chip Select Low Pulse Width (write)   | 120<br>60 | -   | -   | ns   |
| $PW_{CSH}$  | Chip Select High Pulse Width (read)<br>Chip Select High Pulse Width (write) | 60<br>60  | -   | -   | ns   |
| $t_R$       | Rise Time   | -         | -   | 15  | ns   |
| $t_F$       | Fall Time   | -         | -   | 15  | ns   |




8080-series MPU parallel interface characteristics

## Serial Interface Timing Characteristics

(TA = 25°C)

| Symbol      | Parameter              | Min | Typ | Max | Unit |
|-------------|------------------------|-----|-----|-----|------|
| $t_{cycle}$ | Clock Cycle Time       | 250 | -   | -   | ns   |
| $t_{AS}$    | Address Setup Time     | 150 | -   | -   | ns   |
| $t_{AH}$    | Address Hold Time      | 150 | -   | -   | ns   |
| $t_{CSS}$   | Chip Select Setup Time | 120 | -   | -   | ns   |
| $t_{CSH}$   | Chip Select Hold Time  | 60  | -   | -   | ns   |
| $t_{DSW}$   | Write Data Setup Time  | 100 | -   | -   | ns   |
| $t_{DHW}$   | Write Data Hold Time   | 100 | -   | -   | ns   |
| $t_{CLKL}$  | Clock Low Time         | 100 | -   | -   | ns   |
| $t_{CLKH}$  | Clock High Time        | 100 | -   | -   | ns   |
| $t_R$       | Rise Time              | -   | -   | 15  | ns   |
| $t_F$       | Fall Time              | -   | -   | 15  | ns   |



## Serial interface characteristics

## **12. OLED Lifetime**

Conditions :

Temperature : 25°C

Brightness decay to 50% of original value

Panel lifetime is a function of the brightness as follows :

| <b>Average Brightness (cd/m<sup>2</sup>)</b> | <b>Lifetime (Hours)</b> |
|--|-------------------------|
| 80   | 10,000                  |
| 40   | 20,000                  |