

# INTELLIGENT LCD MODULE DATASHEET



Datasheet Release Date 2016-12-20 for the <u>CFA533-TMI-KC</u>

Hardware Version h1.4 / Firmware Version c1v2

## **Crystalfontz America, Incorporated**

12412 East Saltese Avenue Spokane Valley, WA 99216-0357 Phone: 888-206-9720 Fax: 509-892-1203 Email: <u>support@crystalfontz.com</u> URL: <u>www.crystalfontz.com</u>



# FORWARD

## **REVISION INFORMATION**

#### **Datasheet Revision History**

Datasheet Release: 2016-12-20

• Added boxed caution note near the top of Command <u>28 (0x1C): Set ATX Switch Functionality (Pg. 47)</u>.

Datasheet Release: 2016-12-01

- This datasheet was updated to reflect hardware version h1.4 and firmware version c1v2. For details on the hardware and firmware changes, see Part Change Notifications (PCNs) under the Notices tab on the website page for this display module.
- Datasheet was updated to current standards. Tables, text, and illustrations were improved for readability.

## NOTICES

#### **About Variations**

Slight variations (for example, contrast, color, or intensity) between lots are normal.

#### **About Volatility**

These display modules have nonvolatile memory.



#### **The Fine Print**

Certain applications using Crystalfontz America, Inc. products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications"). CRYSTALFONTZ AMERICA, INC. PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. Inclusion of Crystalfontz America, Inc. products in such applications is understood to be fully at the risk of the customer. In order to minimize risks associated with customer applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazard. Please contact us if you have any questions concerning potential risk applications.

Crystalfontz America, Inc. assumes no liability for applications assistance, customer product design, software performance, or infringements of patents or services described herein. Nor does Crystalfontz America, Inc. warrant or represent that any license, either express or implied, is granted under any patent right, copyright, or other intellectual property right of Crystalfontz America, Inc. covering or relating to any combination, machine, or process in which our products or services might be or are used.

All specifications in Data Sheets and on our website are, to the best of our knowledge, accurate but not guaranteed. Corrections to specifications are made as any inaccuracies are discovered.

Company and product names mentioned in this publication are trademarks or registered trademarks of their respective owners.

Copyright © 2016 by Crystalfontz America, Inc., 12412 East Saltese Avenue, Spokane Valley, WA 99216-0357 U.S.A



## **CONTENTS**

FORWARD	_
Revision Information	
Notices	
INTRODUCTION	
CFA533 Interface Choices	
Similar Display Modules	
Main Features	
Display Module Classification Information	9
MECHANICAL SPECIFICATIONS	-
Physical Characteristics	
Display Module Outline Drawings	10
Keypad Detail Drawing	
Panel Mounting Application Cutout Drawing	13
ELECTRICAL SPECIFICATIONS	
System Block Diagram For All CFA533 Series Displays	14
Absolute Maximum Ratings	
DC Characteristics	-
ESD (Electro-Static Discharge) Specifications	16
OPTICAL CHARACTERISTICS	
Optical Specifications	
Test Conditions and Definitions for Optical Characteristics	
CONNECTION INFORMATION	
Jumpers That Can Be Modified	
Overview of Connection Information	
Standard Power Supply Connection	
1. Standard Power Supply Connection Through J_PWR (Non-ATX)	
2. Standard Power Supply Connection through J_RS232 (Non-ATX)	
ATX Power Supply and Control Connection for Host Power Sense	
1. ATX Host Power Sense through +5v on J_PWR Connector	
2. ATX Host Power Sense through GPIO[1] on J8 Connector	
ATX Keypad Control	
Data Communications: I <sup>2</sup> C Connections	
GPIO Connections	
1-Wire (DOW) Device Connections for Optional Accessories	31
Temperature Sensors	
Other 1-Wire Devices	
HOST COMMUNICATIONS	
I <sup>2</sup> C Buffers	-
I <sup>2</sup> C Addressing	
I <sup>2</sup> C Debugging	
Arduino Example Connections and Sketch	
Packet Structure	
About Handshaking	
Command Codes	35

# **CONTENTS, CONTINUED**

0 (0x00): Ping Command	
1 (0x01): Get Hardware & Firmware Version	35
2 (0x02): Write User Flash Area	36
3 (0x03): Read User Flash Area	36
4 (0x04): Store Current State as Boot State	36
5 (0x05): Reboot CFA533, Reset Host, or Power Off Host	
6 (0x06): Clear LCD Screen	
7 (0x07): Set LCD Contents, Line 1 (Deprecated)	39
9 (0x09): Set LCD Special Character Data	39
10 (0x0A): Read 8 Bytes of LCD Memory	
11 (0x0B): Set LCD Cursor Position	
12 (0x0C): Set LCD Cursor Style	40
13 (0x0D): Set LCD Contrast	
14 (0x0E): Set LCD & Keypad Backlight	
15 (0x0F): Read Temperature	
18 (0x12): Read DOW Device Information	
20 (0x14): Arbitrary DOW Transaction	
21 (0x15): Set Up Live Temperature Display	
22 (0x16): Send Command Directly to the LCD Controller	45
23 (0x17): Enable Key Ready Flag	
24 (0x18): Read Keypad, Polled Mode	
28 (0x1C): Set ATX Switch Functionality	
29 (0x1D): Enable/Feed Host Watchdog Reset	49
30 (0x1E): Read Reporting/ATX/Watchdog (debug)	50
31 (0x1F): Send Data to LCD	
33 (0x21): Set I2C Address	
34 (0x22): Set/Configure GPIO	
35 (0x23): Read GPIO Pin Levels and Configuration State	53
CHARACTER GENERATOR ROM (CGROM)	
DISPLAY MODULE RELIABILITY AND LONGEVITY	
Display Module Reliability	
Display Module Longevity (EOL / Replacement Policy)	
APPENDIX A: SOFTWARE SOURCES AND CALCULATING THE CRC	
APPENDIX B: CONNECTING A DS2450 1-WIRE QUAD A/D CONVERTER	- 68



## **LIST OF FIGURES**

Display Module Outline Drawings (2 pages)	10
Keypad Detail Drawing	12
Panel Mount Application Cutout Drawing for Optional Bracket	13
System Block Diagram	14
Definition Of Optimal Contrast Setting (Negative Image)	18
Definition Of Response Time (Tr, Tf) (Negative Image)	18
Definition Of 6:00 O'Clock And 12:00 O'Clock Viewing Angles	19
Definition Of Horizontal And Vertical Viewing Angles (CR>2)	19
Jumpers That Can Be Modified	20
Standard Power Supply Connection Through J_PWR	22
Standard Power Supply Connection Through J-RS232	23
ATX Host Power Sense through +5v on J_PWR Connector	25
ATX Power Supply and Control Using Crystalfontz WR-PWR-Y14 Cable	26
ATX Host Power Sense through GPIO[1] on J8 Connector	27
I <sup>2</sup> C Connections	29
	31
I <sup>2</sup> C Transactions	33
CFA533-TMI-KC Connection to Aardvark I <sup>2</sup> C/SPI Host Adapter	33
Character Generator ROM (CGROM)	54
	Keypad Detail Drawing



# INTRODUCTION

## **CFA533 INTERFACE CHOICES**

The CFA533 display modules are available with four interface choices. The host interface controls the LCD and reads the keypad.

CFA533-***-KC	I <sup>2</sup> C interface
CFA533-***-KL	Logic level serial interlace
CFA533-***-KS	Serial interface with "full swing" RS232
CFA533-***-KU	USB Interface

This datasheet has information for the CFA533-TMI-KC only. For brevity, the shorter term "CFA533" is used in the HOST COMMUNICATIONS (Pg. 32) section.

Datasheet files are on the Datasheets & Files tab for the web pages of each part number.

## SIMILAR DISPLAY MODULES

The CFA533 uses the same command structure as our other <u>Intelligent LCD Modules</u>, including the CFA631, CFA633, CFA635, CFA735. and CFA835 series.

The CFA533 series is mechanically similar to the <u>CFA633</u> series (available with serial or USB interfaces). The CFA533 series command set is compatible with the CFA633 series. The CFA533 can be used as an economical "drop-in" replacement for most CFA633 series applications that do not need fan capabilities.

The CFA533 does not have CE certification because it is not an end product. The display module requires power and communications from another system in order to operate. If you need a CE approved module, please consider our <u>XES635</u> USB series.

## **MAIN FEATURES**


- 16 characters x 2 lines LCD with keypad and high-level interface. With the optional drive bay bracket, the display will fit nicely in a 1U rack mount case (35 mm overall height).
- Only a single supply is needed for LCD, micro-controller, and backlight. Wide power supply voltage range (V<sub>DD</sub> = +3.3v to +5.0v is perfect for embedded systems.
- Backlight and contrast are fully voltage compensated over the power supply range. Adjustments to the contrast setting or backlight brightness can be made, although this is not necessary is most situations.
- □ Industry standard Philips® I<sup>2</sup>C bus compatible interface.
  - Only two pins (SDA and SCL) required to interface to I<sup>2</sup>C bus.
  - Standard data rate of 100/400 kbps, also supports 50 kbps.
  - 7-bit addressing mode.
- Integrated LED backlit 6-button translucent silicon keypad with screened legend with the popular arrows, Enter, and Cancel. Fully decoded keypad: any key combination is valid and unique.
- □ Display module has a 6 o'clock viewing direction. See <u>Definition Of 6 O'Clock And 12:00 O'Clock Viewing</u> <u>Angles (Pg. 19)</u>.



- Edge-lit white LED backlight with negative blue STN LCD. Displays light characters on blue background and blue LED backlit keypad.
- □ Negative mode display is readable in typical office lighting and dark areas. May be difficult to read in direct sunlight.
- □ Advanced digital GPIO control with PWM output.
- □ Robust packet-based communications protocol with16-bit CRC.
- Non-volatile memory (EEPROM): Set the "power-on" display screen, plus 16-bytes for storing IP, netmask, or system serial number.
- □ These options can be added to your display after clicking on the red *Customize and Add to Cart* button:
  - Temperature monitoring: up to 32 channels at up to 0.5 degrees Celsius with absolute accuracy (using optional connector and Crystalfontz <u>WR-DOW-Y17</u> cable with DOW sensor).
  - "Live Display" shows up to four temperature readings without host intervention, allowing temperatures to be shown immediately at boot, even before the host operating system is loaded.
  - I<sup>2</sup>C to 1-Wire (DOW) bridge functionality allows control of other 1-Wire compatible devices (ADC, voltage monitoring, current monitoring, RTC, GPIO, counters, identification/encryption). (Additional hardware required.).
  - An optional 5.25-inch half-height drive bay kit with mounting bracket can be added to your order.
- As a special order, you can add ATX power supply control functionality. ATX power supply control functionality allows the keypad buttons on the CFA533 to replace the Power and Reset switches on your system, simplifying front panel design. The ATX functionality can also implement a hardware watchdog that can reset host system on host software failure.
- Get up and running quickly with <u>APPENDIX A: SOFTWARE SOURCES AND CALCULATING THE CRC (Pg. 56)</u>. The information includes how to easily connect to an Arduino.
- Crystalfontz America, Incorporated is ISO 9001:2008 certified.
- □ A Declaration for Conformity, RoHS, and REACH:SVHC is available under the *Datasheets & Files* tab on display web pages.



## DISPLAY MODULE CLASSIFICATION INFORMATION



0	Brand	Crystalfontz America, Inc.
0	Model Identifier	533
0	Backlight Type & Color	T – LED, white
4	Fluid Type, Image (positive or negative), & LCD Glass Color	M – STN, negative blue
6	Polarizer Film Type, Temperature Range, & View Angle (O 'Clock)	I – Transmissive, Temperature Range <sup>1</sup> , 6:00
6	Special Code 1	K – Manufacturer's code
0	Special Code 2	C – I <sup>2</sup> C Interface
<sup>1</sup> Te	mperature Range is -20°C minimum to +70°C maximum	

# **MECHANICAL SPECIFICATIONS**


## **PHYSICAL CHARACTERISTICS**


ITEM	SPECIFICATION
Display Module Overall Width and Height	110.50 (W) x 35.00 (H)
Depth with Keypad, with Connectors	25.60 mm nominal 25.90 mm maximum
Viewing Area	61.00 (W) x 15.80 (H) mm
Active Area	56.20 (W) x 11.50 (H) mm
Character Size	2.95 (W) x 5.55 (H) mm
Character Pitch	3.55 (W) x 5.95 (H) mm
Pixel Size	0.550 (W) x 0.650 (H) mm
Pixel Pitch	0.600 (W) x 0.700 (H) mm
Keystroke Travel (approximate)	2.4 mm
Weight	41 grams (typical)



# **DISPLAY MODULE OUTLINE DRAWINGS**

Figure 1. Display Module Outline Drawings (2 pages)









Figure 2. Keypad Detail Drawing

Crystalfontz www.crystalfontz.com

> CFA533-TMI-KC I2C Serial LCD Datasheet 2016-12-20 Hardware Version h1.4 / Firmware Version c1v2 Page 12





Crystalfontz www.crystalfontz.com CFA533-TMI-KC I2C Serial LCD Datasheet 2016-12-20 Hardware Version h1.4 / Firmware Version c1v2 Page 13



# **ELECTRICAL SPECIFICATIONS**

## SYSTEM BLOCK DIAGRAM FOR ALL CFA533 SERIES DISPLAYS







## **ABSOLUTE MAXIMUM RATINGS**

ABSOLUTE MAXIMUM RATINGS	SYMBOL	MINIMUM	MAXIMUM
Operating Temperature	Т <sub>ОР</sub>	-20°C	+70°C
Storage Temperature	T <sub>ST</sub>	-30°C	+80°C
Humidity Range (non-condensing)	RH	0%	90%
Note			

<u>Note</u>

Extended exposure to the absolute maximum ratings listed above may affect device reliability. Stresses beyond those listed above can cause permanent damage.

Background color changes slightly depending on ambient temperature. This phenomena is reversible.

## **DC CHARACTERISTICS**

SPECIFICATION	SYMBOL	MINIMUM	TYPICAL	MAXIMUM
Supply Voltage	V <sub>DD</sub>	+3.2v	+3.3v - +5.0v	+5.25v <sup>1</sup>
GP	PIOs on J8 Hea	ader		
GPIO Input High Voltage <sup>2</sup>	V <sub>IH</sub>	+2.1v		
GPIO Input Low Voltage <sup>2</sup>	V <sub>IL</sub>			+0.8v
GPIO Output High Voltage <sup>3</sup>	V <sub>OH</sub>	V <sub>DD</sub> -1.0v		
GPIO Output Low Voltage <sup>3</sup>	V <sub>OL</sub>			+0.75v
<sup>1</sup> Do not exceed +5.25 maximum. <sup>2</sup> Also applies to "-KL" Rx pin. <sup>3</sup> Also applies to "-KL" Tx pin.				



SIGNALS ON HEADER J_RS232				
SPECIFICATION	SYMBOL	MUMINIM	TYPICAL	MAXIMUM
RS232 Input Voltage Range		-15v		+15v
RS232 Input High Voltage	V <sub>IH</sub>	+2.4v		
RS232 Input Low Voltage	V <sub>IL</sub>			+0.8v
RS232 Output Voltage Swing		<u>+</u> 5.0v	<u>+</u> 5.4v	

## ESD (ELECTRO-STATIC DISCHARGE) SPECIFICATIONS

This circuitry is industry standard CMOS logic and susceptible to ESD damage. Please use industry standard anti-static precautions as you would for any other static sensitive devices such as expansion cards, motherboards, or integrated circuits. Ground your body, work surfaces, and equipment.



# **OPTICAL CHARACTERISTICS**

## **OPTICAL SPECIFICATIONS**

ITEM	SYMBOL	CONDITION	WINIMUM	TYPICAL	MAXIMUM
	Test Conditic	n for all: T=25°			
	Deg $\theta$ = 0°			45	
Viewing Angle	Deg $\theta$ = 90° (6 o'clock)			30	
Viewing Angle	Deg $\theta$ = 180° CR	CR <u>&gt;</u> 2		25	
	Deg $\theta$ = 270°			30	
Contrast Ratio <sup>1</sup>	CR	θ=ψ= 0		10	15
	T rise			80 ms	160 ms
LCD Response Time <sup>2,3</sup>	T fall			100 ms	200 ms
<ul> <li><sup>1</sup>Contrast Ratio = (brightness with pixels light)/(brightness with pixels dark).</li> <li><sup>2</sup>Response Time: The amount of time it takes a pixel to go from active to inactive or back again.</li> <li><sup>3</sup>For reference only.</li> <li>Changes in voltage can result in changes in contrast.</li> </ul>					


## **TEST CONDITIONS AND DEFINITIONS FOR OPTICAL CHARACTERISTICS**

We work to continuously improve our products, including backlights that are brighter and last longer. Slight color variations from module to module and batch to batch are normal.

- Viewing Angle
  - Vertical (V)0: 0°
  - Horizontal (H)φ: 0°
- Frame Frequency: 78 Hz
- Driving Waveform: 1/160 Duty, 1/13 Bias
- Ambient Temperature (Ta): 25°C



#### **Definition Of Optimal Contrast Setting**



#### Definition Of Response Time (Tr, Tf)




Figure 6. Definition Of Response Time (Tr, Tf) (Negative Image)



#### Definition Of 6 O'Clock And 12:00 O'Clock Viewing Angles

The display module has a 6 o'clock viewing angle.




Figure 7. Definition Of 6:00 O'Clock And 12:00 O'Clock Viewing Angles

#### Definition Of Vertical And Horizontal Viewing Angles (CR≥2)





Figure 8. Definition Of Horizontal And Vertical Viewing Angles (CR>2)



# **CONNECTION INFORMATION**

## JUMPERS THAT CAN BE MODIFIED

The CFA533 series has eleven jumpers, shown in red below. Not all jumpers are used by all interfaces. Instead of a solder blob, some jumpers are closed at the factory with a parallel resistor, labeled in magenta below. If you need to open these jumpers, remove the accompanying resistor. If you want to close open or close a jumper without a resistor, open by using solder wick or close by melting a ball of solder across its gap. For the I<sup>2</sup>C interface display module, the three jumpers in blue rows in the table below can be changed.



#### Figure 9. Jumpers That Can Be Modified

JUMPER	FUNCTION	-KC
JP1	Alternate RS232 Configuration	Open
JP2	Standard RS232 Configuration	Closed (0Ω RJP2)
JP3	Alternate RS232 Configuration	Open
JP4	Standard RS232 Configuration	Closed (0Ω RJP4)
JP5	Alternate RS232 Configuration	Open
JP6	Standard RS232 Configuration	Closed (0Ω RJP6)
JP8	Connects the display's +5v to +5v on J_PWR. Do not close both JP8 and JPUSBSENSE.	Closed (0Ω RJP8)
JP13	Connects the display's +5v to Pin 4 on J_RS232.	Closed
JPUSBPWR	Connects the display's +5v to PWR on J_USB.	Open
JPUSBSENSE	Connects the display's ATX SENSE to PWR on J_USB. Do not close both JP8 and JPUSBSENSE.	Open (N/A)
JPGPI01	When soldered closed or RJPGIO is loaded, bypasses R3. R3 is a $5.6K\Omega$ resistor in series with GPIO1.	Closed



## **OVERVIEW OF CONNECTION INFORMATION**

This section describes your choices of methods to connect power and host power sense to the display module. This section also describes connections for optional accessories.

The host power supply can power the CFA533-TMI-KC in one of two ways:

- 1. Without ATX: This is the basic method to supply power to the display module ("non-ATX").
- 2. *ATX:* This method supplies power to the display module and has Host Power Sense: power on, power off, and reset functionality. This configuration can be made by the customer but is not available through Crystalfontz.

For your convenience, here are links to the connection descriptions:

<u>Standard Power Supply Connection (Pg. 22)</u> <u>1. Standard Power Supply Connection Through J\_PWR (Non-ATX) (Pg. 22)</u> 2. Standard Power Supply Connection through J\_RS232 (Non-ATX) (Pg. 23)

ATX Power Supply and Control Connection for Host Power Sense (Pg. 24) <u>1. ATX Host Power Sense through +5v on J\_PWR Connector (Pg. 25)</u> <u>2. ATX Host Power Sense through GPIO[1] on J8 Connector (Pg. 27)</u>

ATX Keypad Control (Pg. 29)

Data Communications: I<sup>2</sup>C Connections (Pg. 29)

GPIO Connections (Pg. 30)

<u>1-Wire (DOW) Device Connections for Optional Accessories (Pg. 31)</u> <u>Temperature Sensors (Pg. 31)</u> Other 1-Wire Devices (Pg. 31)



## STANDARD POWER SUPPLY CONNECTION

#### NOTE

Do not connect power to both J\_PWR and J\_RS232 at the same time.

1. Standard Power Supply Connection Through J\_PWR (Non-ATX)





Figure 10. Standard Power Supply Connection Through J\_PWR

- JP8 is closed with the RJP8 0KΩ resistor by default. Leave JP8 closed so that the J8 connector is electrically connected to J\_PWR. The connector loaded at J\_PWR is (<u>Tyco Electronics / Amp part number 4-171825-4</u>, <u>Mouser Electronics part number 571-4-171825-4</u>).
- You will need to supply +5v to pin 1 and Ground to pin 2 or 3 on the J\_PWR connector. Use the Crystalfontz cable <u>WR-PWR-Y12</u> (or equivalent) to connect from the host's 4-pin power supply cable connector to the CFA533-TMI-KC's J\_PWR connector. You can add the WR-PWR-Y12 cable to your order after you click on the *Customize and Add to Cart* button on the display's web page.



#### 2. Standard Power Supply Connection through J\_RS232 (Non-ATX)

Remove RJP8 resistor to open JP8 when powering from the J\_RS232 Connector.



- JP13 is closed by default with a solder blob. Leave JP13 closed.

Figure 11. Standard Power Supply Connection Through J-RS232

 $V_{DD}$  power can be supplied through connector J\_RS232, allowing a single cable to contain both power and data connections. The five connections needed to operate the display module are on a single column of pins on "J\_RS232". This allows a single 0.1" spacing 5-conductor cable to connect between the CFA533-TMI-KC and your embedded system.

- 1. JP8 is closed with the RJP8 0KΩ resistor by default. *If you want to connect through the J\_RS232 connector, open jumper JP8 by removing the RJP8 resistor.*
- 1. You can add the <u>WR-232-Y22</u> cable to your order after you click on the *Customize and Add to Cart* button on the display's web page.

#### Modification by Crystalfontz

Crystalfontz can remove the RJP8 resistor for you. Please contact technical support (+1-888-206-9720 or email <u>support@crystalfontz.com</u>). We will provide you with a semi-custom part number and pricing. A minimum order quantity may apply.



# ATX POWER SUPPLY AND CONTROL CONNECTION FOR HOST POWER SENSE

The CFA533-TMI-KC has the ability to control power on/off and reset functions of an ATX power supply. For this functionality, the CFA533-TMI-KC is powered from the host's  $V_{SB}$  signal.  $V_{SB}$  is the standby power which is always-on +5v ATX power supply output.

#### <u>NOTE</u>

Since I<sup>2</sup>C displays are intended for embedded systems rather than a PC, Crystalfontz does not offer ATX as a configuration option for the CFA533-\*\*\*-KC series. The following information is for customers who want to do their own ATX configuration.

The GPIO pins used for ATX control must not be configured as user GPIO. If ATX Host Power Sense to display module is being used, do not reconfigure the GPIO pins.

You may use one of the two ATX connections described below.



#### 1. ATX Host Power Sense through +5v on J\_PWR Connector




Figure 12. ATX Host Power Sense through +5v on J\_PWR Connector

By default, the pin labeled +5v on the CFA533-TMI-KC's J\_PWR connector is electrically connected to the +5v pin on the J8 connector through the normally closed JP8. *If you want to use the CFA533-TMI-KC to do ATX power supply control, open jumper JP8 by removing the RJP8 resistor.* This will disconnect the +5v pin of the J\_PWR connector from the +5v of the J8 connector. The +5v pin of the J\_PWR connector will then function as the "Host Power Sense". The +5v pin of the J8 connector will function as V<sub>SB</sub> power to the display module.

The motherboard's power switch input is connected to Pin 5 (labeled as GPIO2) of the CFA533-TMI-KC's connector J8. This pin functions as POWER CONTROL. The POWER CONTROL pin is configured as a high-impedance input until the display module wants to turn the host on or off, then it will change momentarily to low impedance output, driving either low or high depending on the setting of POWER\_INVERT. (See command <u>28 (0x1C): Set ATX Switch</u> <u>Functionality (Pg. 47)</u>.)

The motherboard's reset switch input is connected to Pin 4 (labeled as GPIO3) of the CFA533-TMI-KC connector J8. This pin functions as RESET. The RESET pin is configured as a high-impedance input until the display module wants to reset the host. Then it will change momentarily to low impedance output, driving either low or high.



The optional Crystalfontz <u>WR-PWR-Y14</u> or <u>WR-PWR-Y44</u> cables simplify ATX power supply control connections. JP8 from connector J\_PWR is closed by default. When using either of these cables, **open jumper JP8 by removing resistor** *RJP8 in order to ensure correct operation*.




Figure 13. ATX Power Supply and Control Using Crystalfontz WR-PWR-Y14 Cable



#### 2. ATX Host Power Sense through GPIO[1] on J8 Connector




Figure 14. ATX Host Power Sense through GPIO[1] on J8 Connector

In addition to +5<sub>VSB</sub>, Ground, Power Control (GPIO[2]), and Reset Control (GPIO[3]) connections, you will need to supply connection to the host's +5v power to GPIO[1]. To properly function, JP8 must be opened by removing RJP8 resistor.

By default, the pin labeled +5v on the CFA533-TMI-KC's J\_PWR connector is electrically connected to the +5v pin on the J8 connector through the normally closed JP8. *If you want to use ATX Host Power Sense through GPIO[1] on J8 Connector, open jumper JP8 by removing the RJP8 resistor.* 



#### Here is an excerpt from command <u>28 (0x1C): Set ATX Switch Functionality (Pg. 47)</u>:

```
NOTE ON COMMAND 28: SET ATX SWITCH FUNCTIONALITY
The GPIO pins used for ATX control must not be configured as user GPIO. The pins must be
configured to their default drive mode in order for the ATX functions to work correctly.
These settings are factory default but may be changed by the user. Please see command 34 (0x22):
Set/Configure GPIO (Pg. 51). These settings must be saved as the boot state.
To ensure that GPIO[1] will operate correctly as ATX SENSE, user GPIO[1] must be configured as:
     DDD = "011: 1=Resistive Pull Up, 0=Fast, Strong Drive Down".
     F = "0: Port unused for user GPIO."
This configuration can be assured by sending the following command:
     command = 34
     length = 3
     data[0] = 1
     data[1] = 0
     data[2] = 3
To ensure that GPIO[2] will operate correctly as ATX POWER, user GPIO[2] must be configured as:
     DDD = "010: Hi-Z, use for input".
     F = "0: Port unused for user GPIO."
This configuration can be assured by sending the following command:
     command = 34
     length = 3
     data[0] = 2
     data[1] = 0
     data[2] = 2
To ensure that GPIO[3] will operate correctly as ATX RESET, user GPIO[3] must be configured as:
     DDD = "010: Hi-Z, use for input".
     F = "0: Port unused for user GPIO."
This configuration can be assured by sending the following command:
       command = 34
       length = 3
       data[0] = 3
       data[1] = 0
       data[2] = 2
These settings must be saved as the boot state.
```



#### **ATX Keypad Control**

Once configured by the host software (see command <u>28 (0x1C): Set ATX Switch Functionality (Pg. 47)</u>), the following functions may be individually enabled:

- System power on. If POWER-ON SENSE is low (0th), pressing the green check key (Enter key) for 0.25 seconds will turn the unit on by driving POWER CONTROL line for the pulse width set by command <u>28 (0x1C)</u>: <u>Set ATX Switch Functionality (Pg. 47)</u> (1.0 seconds default).
- System hard power off. If POWER-ON SENSE is high (+5v power, V<sub>DD</sub>) pressing the red X key (Cancel key) for 4 seconds will turn the system off by driving the POWER CONTROL line. The line will be driven for a minimum of the pulse width set by command <u>28 (0x1C): Set ATX Switch Functionality (Pg. 47)</u> (1.0 seconds default). If the user continues to press the key, the CFA533-TMI-KC will continue to drive the line for up to an additional 5 seconds.
- System hard reset. If POWER-ON SENSE is high (+5v power, V<sub>DD</sub>) pressing the green check key (Enter key) for 4 seconds will reset the system by driving the RESET line for 1 second. The CFA533-TMI-KC will reboot itself immediately after resetting the host.

Since the host and display module must look off if the host's power is off, the CFA533-TMI-KC can be configured to monitor the POWER-ON SENSE line and blank its display any time the POWER-ON SENSE line is low.

## DATA COMMUNICATIONS: I<sup>2</sup>C CONNECTIONS

Connect SDA (Serial DAta) and SCL (Serial CLock) to your I<sup>2</sup>C host as shown in the figure below. The I<sup>2</sup>C bus requires external pull-up resistors. The pull-up resistors (RP) are determined by the supply voltage, clock speed, and bus capacitance. The minimum sink current for any device (master or slave) should be no less than 3 mA at VOL<sub>MAX</sub> = 0.4v for the output stage. This limits the minimum pull-up resistor value for a 5-volt system to about 1.5k $\Omega$ . The maximum value for RP is dependent on the bus capacitance and the clock speed. For a 5-volt system with a bus capacitance of 150 pF, *the pull-up resistors should be no larger than 6k* $\Omega$ . For more information see the <u>UM10204 I2C-bus specification</u> and user manual on the <u>NXP Semiconductors</u> website.




Figure 15. I<sup>2</sup>C Connections

The display module ships by default with an I<sup>2</sup>C address of  $42_{10}$ . The I<sup>2</sup>C protocol specifies each display module with two addresses. The first 7 bits of both addresses are the same, in this case  $00101010_2$ . The address is then left bit-shifted with a read bit (1) or write bit(0). If a master device wishes to *write* to the display module, it would transmit



 $01010100_2$  which is  $42_{10}$  left bit-shifted with a 0 ( $84_{10}$ ). If instead a master device wishes to *read* from the display module, it would transmit  $0101010_2$  which is 42 left bit-shifted with a 1 ( $85_{10}$ ).

#### <u>Note</u>

Each command byte and all applicable data bytes must be transmitted as a single "packet" in order to be processed correctly.

## **GPIO CONNECTIONS**

The CFA533-TMI-KC has five General-Purpose Input/Output (GPIO) pins. The GPIO are port pins from the CFA533-TMI-KC's controller brought out to connectors. As an output, a GPIO can be used to turn on an LED, or perhaps drive a relay. As an input, a GPIO can be used to read a switch or a button. Most of the GPIOs have a default function that allows the display module to perform some special purpose activity with the pin.

GPIO[0] = J8, Pin 7 GPIO[1] = J8, Pin 6 (may be used as ATX Host Power Sense, has R3 in series) GPIO[2] = J8, Pin 5 (default is ATX Host Power Control) GPIO[3] = J8, Pin 4 (default is ATX Host Reset Control) GPIO[4] = J DOW, Pin 2 (default is DOW I/O -- has 1KΩ hardware pull-up: R2)


GPIO[0], GPIO[2] and GPIO[3] are connected directly from the controller port pin to the connector pin.

GPIO[1] has a series 5.6K $\Omega$  (typical) resistor in R3.

GPIO[4] is also used as the DOW I/O pin. Since the DOW requires a pull-up on the I/O pin, a 1K $\Omega$  resistor in R2 is loaded to pull GPIO[4] to V<sub>DD</sub> (+5v power).



Please refer to commands <u>34 (0x22): Set/Configure GPIO (Pg. 51)</u> and <u>35 (0x23): Read GPIO Pin Levels and</u> <u>Configuration State (Pg. 53)</u> for additional details concerning the GPIO operation.



#### Figure 16. Location of GPIO Connections, Resistors, and J\_DOW

## **1-WIRE (DOW) DEVICE CONNECTIONS FOR OPTIONAL ACCESSORIES**

#### **Temperature Sensors**

The CFA533-TMI-KC supports Maxim's 1-Wire (DOW) temperature sensors. (Dallas One Wire - uses the standard Dallas Semiconductor 1-Wire protocol for data transfers.) When you order these displays through our website, you can configure your display module to include a DOW mating connector and DOW temperature sensor cables <u>WR-DOW-Y17</u>.

The Crystalfontz WR-DOW-Y17 has a DS18B20 attached to a "daisy chain" cable. If a WR-DOW-Y17 is ordered at the same time as a CFA533-TMI-KC, Crystalfontz can load the WR-DOW-Y17's mating connector into the CFA533-TMI-KC's DOW position. For reference, the mating connector for the WR-DOW-Y17 is <u>Molex 0705430002</u> available from Digi-Key or other parts suppliers.

The temperature sensor can be configured to be automatically read and displayed on the CFA533-TMI-KC's LCD in °C or °F (see command 21 (0x15): Set Up Live Temperature Display (Pg. 44)). The sensors configured to be reported are updated once each second.

#### **Other 1-Wire Devices**

Other <u>1-Wire devices</u> may be connected to the 1-Wire bus, with the CFA533-TMI-KC acting as a bridge between RS-232 and the 1-Wire bus (see command <u>21 (0x15): Set Up Live Temperature Display (Pg. 44)</u>). The total number of 1-Wire devices supported is 32, including directly supported temperature sensors and any other user-provided 1-Wire



devices. (See CFA533-TMI-KC's DOW connection location in <u>Figure 16. on Pg. 31</u>.) The display module can send up to 15 bytes and receive up to 14 bytes. This will be sufficient for many devices but some devices require larger transactions and cannot be fully used with the module.

The CFA533-TMI-KC has a 1K $\Omega$  resistor hardware pull-up on the DOW connector's I/O line.

Connect the 1-Wire sensors as detailed in the sensor's datasheet.

# **HOST COMMUNICATIONS**

*Tip:* A good source for more information about I<sup>2</sup>C is <u>NXP Semiconductors UM10204 I2C-bus specification and user</u> <u>manual</u>.

# I<sup>2</sup>C BUFFERS

The I<sup>2</sup>C specification allows the I<sup>2</sup>C master (host) to run at clock speeds from 100 kHz down to DC.

Reading and writing data within the I<sup>2</sup>C slave (CFA533) is accomplished using buffers. The foreground process in the I<sup>2</sup>C slave (CFA533) can then operate on data deposited in its write buffer by the I<sup>2</sup>C master (host) and prepare responses to be read by the I<sup>2</sup>C master (host) from its read buffer.

*During Read:* If the I<sup>2</sup>C master (host) attempts to read more data than is contained in a buffer, the last byte will be retransmitted until the I<sup>2</sup>C master (host) stops reading. The I<sup>2</sup>C protocol does not define a method for the I<sup>2</sup>C slave to stop a master from reading.

*During Write:* When an I<sup>2</sup>C master (host) writes one or more data bytes to the I<sup>2</sup>C slave (CFA533), upon receiving the last byte for which storage is available, the I<sup>2</sup>C slave (CFA533) generates a NAK (Negative AcKnowledgement). If the I<sup>2</sup>C master (host) continues to write data, the slave (CFA533) will continue to NAK it. Once the first NAK is generated (data is stored in the last available location), further data is not stored.

# I<sup>2</sup>C ADDRESSING

I<sup>2</sup>C addresses are contained in the upper 7-bits of the first byte of a read or write transaction. This byte is used by the I<sup>2</sup>C master to address the slave (CFA533). Valid selections are from 0-127 decimal. The Isb (least significant bit) of the byte contains the R/W bit. If this bit is 0, the address will be *written* to it; if the Isb is a 1 then the addressed slave will have data *read* from it.

The default address of the CFA533 is  $42_{10}$  ( $84_{10}$  writes,  $85_{10}$  reads), in hexadecimal 0x2A (0x54 writes, 0x55 reads).

*Display Address:* To display the I<sup>2</sup>C address of the display module on the LCD, hold both the up and the down arrows for 4 seconds.

*Change Address:* The I<sup>2</sup>C address may be changed by command <u>33 (0x21): Set I2C Address (Pg. 50)</u>. To make the change permanent, use command <u>4 (0x04): Store Current State as Boot State (Pg. 36)</u>.



The CFA533 expects to find a valid packet within the data area of I<sup>2</sup>C transactions. (See Packet Structure (Pg. 33)).




Figure 17. I<sup>2</sup>C Transactions

The host must read at least as many bytes as the size of the CFA533-TMI-KC response. The host may read additional bytes. These additional bytes will contain undetermined data. The host must NAK the last byte that it reads (the NAK comes just before the STOP) so the CFA533 knows that the read is terminated.

# I<sup>2</sup>C DEBUGGING

The <u>Aardvark I<sup>2</sup>C\_SPI Host Adapter</u> by <u>Total Phase</u> may be used for debugging. We have a Windows application <u>533\_I2C\_WinTest</u> that can be used with the Aardvark to test and debug the CFA533-TMI-KC I<sup>2</sup>C display modules.




Figure 18. CFA533-TMI-KC Connection to Aardvark I<sup>2</sup>C/SPI Host Adapter

## ARDUINO EXAMPLE CONNECTIONS AND SKETCH

We have an example project that details the steps needed to connect a CFA533 I<sup>2</sup>C display module to an Arduino Uno. There is a sample sketch that can be loaded into the Arduino to test it: <u>https://forum.crystalfontz.com/showthread.php/7377-Connect-Arduino-Uno-to-a-CFA533-I2C-LCD-Keypad</u>

## **PACKET STRUCTURE**

All communication between the CFA533 and the host takes place in the form of a simple and robust CRC checked packet. The packet format allows for very reliable communications between the CFA533 and the host without the



traditional problems that occur in a stream-based serial communication (such as having to send data in inefficient ASCII format, to "escape" certain "control characters", or losing sync if a character is corrupted, missing, or inserted).

#### <u>NOTE</u>

Reconciling packets is recommended rather than using delays when communicating with the display module. To reconcile your packets, please ensure that you have received the acknowledgment packet from the packet most recently sent before sending any additional packets to the display module. This practice will guarantee that you will not have any dropped packets or missed communication with the display module.

All packets have the following structure:

<type><data\_length><data><CRC>

type is one byte, and identifies the type and function of the packet:

data\_length specifies the number of bytes that will follow in the data field. The valid range of data\_length is 0 to 18.

data is the payload of the packet. Each type of packet will have a specified data\_length and format for data as well as algorithms for decoding data detailed below.

CRC is a standard 16-bit CRC of all the bytes in the packet except the CRC itself. The CRC is sent LSB first. At the port, the CRC immediately follows the last used element of data []. See <u>APPENDIX A: SOFTWARE SOURCES</u> <u>AND CALCULATING THE CRC (Pg. 56)</u> for several examples of how to calculate the CRC in different programming languages.

The following concept may be useful for understanding the packet structure.

```
typedef structAPPENDIX A: SOFTWARE SOURCES AND CALCULATING THE CRC (Pg. 56)
```

```
{
    unsigned char command;
    unsigned char data_length;
    unsigned char data[data_length];
    unsigned short CRC;
}COMMAND_PACKET;
```

Crystalfontz supplies a demonstration and test program <u>533\_I2C\_WinTest</u> along with its C source code. Included in the 533\_I2C\_WinTest source is a CRC algorithm and an algorithm that validates packets. Please follow the validation algorithm in the sample code closely in order to realize the benefits of using the packet communications.

## **ABOUT HANDSHAKING**

The I<sup>2</sup>C bus master (host) must initiate all transactions. When the host writes a command to the input buffer of the slave (CFA533), the CFA533 will execute the appropriate functions, then write the resulting acknowledge or response packet into the CFA533's output buffer.



The host can read the CFA533's output buffer to verify the command or to read the result of a query.

The CFA533 takes a small amount of time to execute the command before the result can be read. For many commands 5mS is plenty of time for the CFA533 to complete its processing and have the result ready for the host to read.

Commands that may take longer are:

2 (0x02): Write User Flash Area 25mS

4 (0x04): Store Current State as Boot State 50mS

5 (0x05): Reboot CFA533, Reset Host, or Power Off Host 2ms ~ 9S, depending on function. See Command 5.

14 (0x0E): Set LCD & Keypad Backlight 50mS (all change)

20 (0x14): Arbitrary DOW Transaction 50mS (execution time depends on the transaction)

### **COMMAND CODES**

Below is a list of valid commands for the CFA533. Each command packet is answered by either a response packet or an error packet. The low 6 bits of the type field of the response or error packet is the same as the low 6 bits of the type field of the command packet being acknowledged.

#### 0 (0x00): Ping Command

The CFA533 will return the Ping Command to the host.

```
type: 0x00 = 0_{10}
valid data_length is 0 to 16
data[0-(data length-1)] can be filled with any arbitrary data
```

The return packet is identical to the packet sent, except the type will be 0x40 (normal response, Ping Command):

```
type: 0x40 | 0x00 = 0x40 = 64_{10}
data_length: (identical to received packet)
data[0-(data length-1)] = (identical to received packet)
```

1 (0x01): Get Hardware & Firmware Version

The CFA533 will return the hardware and firmware version information to the host.

type: 0x01 = 1<sub>10</sub>
valid data\_length is 0

The return packet will be:

```
type: 0x40 | 0x01 = 0x41 = 65<sub>10</sub>
data_length: 16
data[] = "CFA533:hX.X,cYvY"
hX.X is the hardware revision, "h1,4" for example
yY.Y is the firmware version, "c1v2" for example
```



#### 2 (0x02): Write User Flash Area

The CFA533 reserves 16 bytes of nonvolatile memory for arbitrary use by the host. This memory can be used to store data such as a serial number, IP address, gateway address, netmask, or any other data required. All 16 bytes must be supplied.

You must wait up to 25mS after the I<sup>2</sup>C write phase completes to guarantee the CFA533 will have the acknowledge or response I<sup>2</sup>C packet ready to be read by the I<sup>2</sup>C host.

```
type: 0x02 = 2_{10}
valid data length is 16
data[] = 16 bytes of arbitrary user data to be stored in the CFA533's non-volatile memory
```

The return packet will be:

type:  $0x40 \mid 0x02 = 0x42 = 66_{10}$  data\_length: 0

3 (0x03): Read User Flash Area

This command will read the User Flash Area and return the data to the host.

```
type: 0x03 = 3<sub>10</sub>
valid data_length is 0
```

The return packet will be:

```
type: 0x40 \mid 0x03 = 0x43 = 67_{10}
data_length: 16
data[] = 16 bytes user data recalled from the CFA533's non-volatile memory
```

4 (0x04): Store Current State as Boot State

#### ERRATA NOTE

At voltages lower than +5v, the operation of reading from the display module to the controller may not work correctly. If this happens, you will see corrupted characters on the display module after using Command 4 and rebooting the display module.

- One workaround is to supply +5v to the module during the Command 4 operation.
- Another workaround is to have Crystalfontz set the boot state for you at the factory, using a semicustom part number.

Please write <a href="mailto:support@crystalfontz.com">support@crystalfontz.com</a> if you have questions regarding this errata.

The CFA533 loads its power-up configuration from nonvolatile memory when power is applied. The CFA533 is configured at the factory to display a "welcome" screen when power is applied. This command can be used to customize the "welcome" screen, as well as the following items:

- Characters shown on LCD, which are affected by:
  - Command <u>6 (0x06): Clear LCD Screen (Pg. 38)</u>.
  - Command <u>7 (0x07): Set LCD Contents, Line 1 (Deprecated) (Pg. 39)</u>.
  - Command <u>Sets the 16 characters displayed for the bottom line of LCD screen. (Pg. 39)</u>.
  - Command <u>31 (0x1F): Send Data to LCD (Pg. 50)</u>.
- Special character font definitions (command <u>9 (0x09): Set LCD Special Character Data (Pg. 39)</u>).
- Cursor position (command <u>11 (0x0B): Set LCD Cursor Position (Pg. 40)</u>).



- Cursor style (command <u>12 (0x0C): Set LCD Cursor Style (Pg. 40)</u>).
- Contrast setting (command <u>13 (0x0D): Set LCD Contrast (Pg. 40)</u>).
- LCD backlight setting (command <u>14 (0x0E): Set LCD & Keypad Backlight (Pg. 41)</u>).
- Keypad backlight setting (command <u>14 (0x0E): Set LCD & Keypad Backlight (Pg. 41)</u>).
- Settings of any live displays (command <u>21 (0x15): Set Up Live Temperature Display (Pg. 44)</u>).
- ATX function enable and pulse length settings (command <u>28 (0x1C): Set ATX Switch Functionality (Pg. 47)</u>).
- Baud rate (command <u>33 (0x21): Set I2C Address (Pg. 50)</u>).
- GPIO settings (command <u>34 (0x22): Set/Configure GPIO (Pg. 51)</u>).

You cannot store the temperature reporting (although the live display of temperatures can be saved). You cannot store the host watchdog. The host software should enable this item once the system is initialized and it is ready to receive the data.

You must wait up to 50mS after the I<sup>2</sup>C write phase completes to guarantee the CFA533 will have the acknowledge or response I<sup>2</sup>C packet ready to be read by the I<sup>2</sup>C host.

```
type: 0x04 = 4<sub>10</sub>
valid data_length is 0
```

The return packet will be:

```
type: 0x40 \mid 0x04 = 0x44 = 68_{10} data_length: 0
```

# 5 (0x05): Reboot CFA533, Reset Host, or Power Off Host

This command instructs the CFA533 to simulate a power-on restart of itself, reset the host, or turn the host's power off. The ability to reset the host may be useful to allow certain host operating system configuration changes to complete. The ability to turn the host's power off under software control may be useful in systems that do not have ACPI compatible BIOS.

You must wait after the I<sup>2</sup>C write phase completes to guarantee the CFA533 will have the acknowledge or response I<sup>2</sup>C packet ready to be read by the I<sup>2</sup>C host. Execute times are up to:

#### 500mS for parameters \008\018\099, Reboot CFA533

The CFA533 resets itself, then prepares the acknowledge packet. The host may read the acknowledge packet from the display module any time starting at 500mS after the command was sent.

## 2mS ~ 1500mS for parameters \012\028\097, Reset host

The CFA533 prepares the acknowledge packet immediately then waits 100mS for the host to read the acknowledge packet. After that, the CFA533 will be unavailable for ~1500mS (1000mS is the length of the host reset pulse, plus ~500mS for the CFA533 to reset itself). Typically this variable delay will not be a concern, since the host system will be rebooting. When the CFA533 resets, it will display its boot screen, you may want to set the CFA533's boot screen to show a "system booting" message.

#### 2mS ~ 9S for parameters \003\011\095, Power off host

The CFA533 prepares the acknowledge packet immediately then waits 100mS for the host to read the acknowledge packet. After that, the CFA533 will be unavailable for a variable amount of time, depending on how long after the CFA533 asserts the power signal until the host power falls. The maximum time is ~9S (1000mS is the length of the host reset pulse, up to 7.5S for the host power to fall, plus allow ~500mS for the CFA533 to reset itself), showing its boot screen. Typically this variable delay will not be a concern, since the host system will be powering down. The CFA533 can be set to blank its screen when the host power falls which makes the system appear that it is properly powered off.



# **NOTE**

The GPIO pins used for ATX control must not be configured as user GPIO, and must be configured to their default drive mode in order for the ATX functions to work correctly. These settings are factory default, but may be changed by the user. Please see command <u>34 (0x22): Set/Configure GPIO (Pg. 51)</u>.

Rebooting the CFA533 may be useful when testing the boot configuration. It may also be useful to re-enumerate the devices on the 1-Wire (DOW) bus. To reboot the CFA533, send the following packet:

```
type: 0x05 = 5_{10}
valid data length is 3
data[0] = 8
data[1] = 18
data[2] = 99
```

To reset the host, assuming the host's reset line is connected to GPIO[3] as described in command <u>28 (0x1C): Set ATX</u> Switch Functionality (Pg. 47), send the following packet:

```
type: 0x05 = 5_{10}
valid data_length is 3
data[0] = 12
data[1] = 28
data[2] = 97
```

To turn the host's power off, assuming the host's power control line is connected to GPIO[2] as described in command <u>28 (0x1C): Set ATX Switch Functionality (Pg. 47)</u>, send the following packet:

```
type: 0x05 = 5_{10}
valid data_length is 3
data[0] = 3
data[1] = 11
data[2] = 95
```

In any of the above cases, the return packet will be:

type:  $0x40 | 0x05 = 0x45 = 69_{10}$ data length: 0

6 (0x06): Clear LCD Screen

Sets the contents of the LCD screen DDRAM to ' = 0x20 = 3210 and moves the cursor to the left-most column of the top line.

type:  $0x06 = 6_{10}$ valid data\_length is 0

The return packet will be:

type:  $0x40 | 0x06 = 0x46 = 70_{10}$ data length: 0

The contents of DDRAM is one of the items stored by the command 4 (0x04): Store Current State as Boot State (Pg. 36).



# 7 (0x07): Set LCD Contents, Line 1 (Deprecated)

Sets the 16 characters displayed for the top line of LCD screen.

#### Note

Please use this command only if you need backwards compatibility with older <u>CFA633</u> units. For new applications, please use the more flexible command <u>31 (0x1F): Send Data to LCD (Pg. 50)</u>,

```
type: 0x7 = 7<sub>10</sub>
valid data_length is 16
data[] = top line's display content (must supply 16 bytes)
```

The return packet will be:

```
type: 0x40 \mid 0x07 = 0x47 = 71_{10} data_length: 0
```

Set LCD Contents, Line 1 is one of the items stored by the command <u>4 (0x04): Store Current State as Boot</u> State (Pg. 36).

Sets the 16 characters displayed for the bottom line of LCD screen.

#### Note

Please use this command only if you need backwards compatibility with older <u>CFA633</u> units. For new applications, please use the more flexible command <u>31 (0x1F): Send Data to LCD (Pg. 50)</u> which is also supported by the <u>CFA631</u> and <u>CFA635</u>.

```
type: 0x08 = 8<sub>10</sub>
valid data_length is 16
data[] = bottom line's display content (must supply 16 bytes)
```

The return packet will be:

type:  $0x40 | 0x08 = 0x48 = 72_{10}$ data\_length: 0

Set LCD Contents, Line 2 is one of the items stored by the command <u>4 (0x04): Store Current State as Boot</u> State (Pg. 36).

9 (0x09): Set LCD Special Character Data

Sets the bitmap for each of the eight special characters (CGROM).

```
type: 0x09 = 9_{10}
valid data length is 9
data[0] = index of special character that you would like to modify, 0-7 are valid
data[1-8] = bitmap of the new font for this character
```

data [1-8] are the bitmap information for this character. Any value is valid between 0 and 31, the msb is at the left of the character cell of the row, and the lsb is at the right of the character cell. data[1] is at the top of the cell, data[8] is at the bottom of the cell.

The return packet will be:

type:  $0x40 | 0x09 = 0x49 = 73_{10}$ data\_length: 0

Set LCD Special Character Data is one of the items stored by the command <u>4 (0x04): Store Current State as Boot</u> State (Pg. 36).



# 10 (0x0A): Read 8 Bytes of LCD Memory

This command will return the contents of the LCD's DDRAM or CGROM. This command is intended for debugging.

```
type: 0x0A = 10_{10}
valid data_length is 1
data[0] = address code of desired data
data[0] is the address code native to the LCD controller:
0x40 (\064) to 0x7F (\127) for CGROM
0x80 (\128) to 0x8F (\143) for DDRAM, line 1
0xC0 (\192) to 0xCF (\207) for DDRAM, line 2
```

The return packet will be:

type:  $0x40 | 0x0A = 0x4A = 74_{10}$ data\_length: 9

data [0] of the return packet will be the address code. data [1-8] of the return packet will be the data read from the LCD controller's memory.

11 (0x0B): Set LCD Cursor Position

This command allows the cursor to be placed at the desired location on the CFA533's LCD screen. If you want the cursor to be visible, you may also need to send a command 12 (0x0C): Set LCD Cursor Style (Pg. 40).

```
type: 0x0B = 11<sub>10</sub>
valid data_length is 2
data[0] = column (0-15 valid)
data[1] = row (0-1 valid)
```

The return packet will be:

type:  $0x40 | 0x0B = 0x4B = 75_{10}$ data length: 0

Set LCD Cursor Position is one of the items stored by the command 4 (0x04): Store Current State as Boot State (Pg. 36).

12 (0x0C): Set LCD Cursor Style

This command allows you to select among four hardware generated cursor options.

```
type: 0x0C = 12<sub>10</sub>
valid data_length is 1
data[0]: cursor style (0-3 valid)
        0 = no cursor
        1 = blinking block cursor
        2 = underscore cursor
        3 = blinking underscore (Note: This behavior is not the same as the CFA633 series
        which is: blinking block plus underscore.
```

The return packet will be:

type:  $0x40 | 0x0C = 0x4C = 76_{10}$ data\_length: 0

Set LCD Cursor Style is one of the items stored by the command 4 (0x04): Store Current State as Boot State (Pg. 36).

#### 13 (0x0D): Set LCD Contrast

This command sets the contrast or vertical viewing angle of the display. (Initiated by the host, responded to by the CFA533.)



<u>CFA633</u> Compatible

If only one byte of data is supplied, then it is the "<u>CFA633</u> Compatible" version of the command. Requires 1 byte (0-200) are valid, but only (0-50) are useful for this LCD.

```
type: 0x0D = 13<sub>10</sub>
valid data_length is 1
data[0]: contrast setting (0-50 valid)
        0 = light
        16 = about right
        29 = dark
        30-50 = very dark
```

The return packet for CFA633 Compatible will be:

```
type: 0x40 \mid 0x0D = 0x4D = 77_{10}
data_length: 0
```

• CFA533 Enhanced

If two bytes of data are supplied, then the command takes advantage of the CFA533s native enhanced contrast resolution. Requires 2 bytes.

- The first byte data[0] is ignored, any value from 0 to 254 is accepted.
- The second byte data[1] controls the CFA533 contrast with better resolution.

```
type: 0x0D = 13<sub>10</sub>
valid data_length is 1
data[0]: required but ignored
data[1]: contrast setting (0-200 valid)
                  0-99 = lighter
                 100 = no correction
                 101-200 = darker
```

The return packet for CFA533 Enhanced will be:

```
type: 0x40 | 0x0D = 0x4D = 77_{10} data_length: 0
```

Set LCD Contrast is one of the items stored by the command 4 (0x04): Store Current State as Boot State (Pg. 36).

## 14 (0x0E): Set LCD & Keypad Backlight

This command sets the brightness of the LCD and keypad backlights. (Initiated by the host, responded to by the CFA533.)

You must wait up to 50mS (all change) after the I<sup>2</sup>C write phase completes to guarantee the CFA533 will have the acknowledge or response I<sup>2</sup>C packet ready to be read by the I<sup>2</sup>C host.

• If one byte is supplied, both the keypad and LCD backlights are set to that brightness (CFA633 compatible).

The return packet if one byte is supplied will be:

```
type: 0x40 | 0x0E = 0x4E 78_{10}
data_length: 0
```



 If two bytes are supplied, the LCD is set to the brightness of the first byte. The keypad is set to the brightness of the second byte.

```
type: 0x0E = 14<sub>10</sub>
valid data length is 2
data[0]: LCD backlight power setting (0-100 valid)
        0 = off
    1-99 = variable brightness
    100 = on
data[1]: keypad backlight power setting (0-100 valid)
        0 = off
    1-99 = variable brightness
    100 = on
```

The return packet if two bytes are supplied will be:

type:  $0x40 | 0x0E = 0x4E = 78_{10}$ data\_length: 0

Set LCD & Keypad Backlight is one of the items stored by the command <u>4 (0x04): Store Current State as Boot</u> State (Pg. 36).

#### 15 (0x0F): Read Temperature

Each temperature sensor is read once every second. The most recent reading can be retrieved by the host by using this command.

```
type: 0x0F = 15<sub>10</sub>
valid data_length: 1
data[0]: 0 to 31 DOW device index
```

The family code for the device at "device index" must be 0x22 (DS1822) or 0x28 (DS12B20). This can be verified with Command <u>18 (0x12): Read DOW Device Information (Pg. 43)</u>.

The return packet will be:

```
type: 0x40 | 0x0F = 0x4F = 79<sub>10</sub>
data_length: 4
data[0] is the index of the temperature sensor being reported:
        0 = temperature sensor 1
        1 = temperature sensor 2
        ...
        31 = temperature sensor 32
data[1] is the LSB of Temperature_Sensor_Counts
data[2] is the MSB of Temperature_Sensor_Counts
data[3] is DOW_crc_status
```



The following C function will decode the Temperature Sensor Report packet into °C and °F:

```
void OnReceivedTempReport(COMMAND PACKET *packet, char *output)
  \tilde{/}/First check the DOW CRC return code from the CFA533
  if(packet->data[3]==0)
    strcpy(output, "BAD CRC");
  else
    double
      degc;
    degc=(*(short *)&(packet->data[1]))/16.0;
    double
      deaf:
    degf=(degc*9.0)/5.0+32.0;
    sprintf(output, "%9.4f°C =%9.4f°F",
            degc,
            degf);
    }
  }
```

18 (0x12): Read DOW Device Information

When power is applied to the CFA533, it detects any devices connected to the 1-Wire (DOW) bus and stores the device's information. This command will allow the host to read the device's information.

The first byte returned is the "family code" of the 1-Wire / iButton device. There is a list of the possible 1-Wire / iButton device family codes available in <u>App Note 155: 1-Wire Software Resource Guide</u> on the Maxim website.

## NOTE ON COMMAND 18: READ DOW DEVICE INFORMATION

The GPIO pin used for DOW must not be configured as user GPIO. It must be configured to its default drive mode in order for the DOW functions to work correctly.

These settings are factory default but may be changed by the user. Please see command <u>34 (0x22): Set/</u> <u>Configure GPIO (Pg. 51)</u>.

In order for the DOW subsystem to be enabled and operate correctly, user GPIO[4] must be configured as:

DDD = "111: 1=Hi-Z, 0=Slow, Strong Drive Down". F = "0: Port unused for user GPIO."

This state is the factory default, but it can be changed and saved by the user. To ensure that GPIO[4] is set correctly and the DOW operation is enabled, send the following command:

```
command = 34
length = 3
data[0] = 4
data[1] = 100
data[2] = 7
```

This setting must be saved as the boot state, so when the CFA533 reboots it will detect the DOW devices.

```
type: 0x12 = 18<sub>10</sub>
valid data_length is 1
data[0] = device index (0-31 valid)
```



The return packet will be:

```
type: 0x40 | 0x12 = 0x52 = 82<sub>10</sub>
data_length: 9
data[0] = device index (0-31 valid)
data[1-8] = ROM ID of the device
```

20 (0x14): Arbitrary DOW Transaction

The CFA533 can function as an I<sup>2</sup>C to 1-Wire bridge. The CFA533 can send up to 15 bytes and receive up to 14 bytes. This will be sufficient for many devices, but some devices require larger transactions and cannot be fully used with the CFA533.

This command allows you to specify arbitrary transactions on the 1-Wire bus. 1-Wire commands follow this basic layout:

```
<bus reset //Required
<address_phase>//Must be "Match ROM" or "Skip ROM"
<write_phase> //optional, but at least one of write_phase or read_phase must be sent
<read phase> //optional, but at least one of write phase or read phase must be sent
```

Please see <u>APPENDIX B: CONNECTING A DS2450 1-WIRE QUAD A/D CONVERTER (Pg. 68)</u> for an example of using this command.

You must wait up to 50mS after the I<sup>2</sup>C write phase completes to guarantee the CFA533 will have the acknowledge or response I<sup>2</sup>C packet ready to be read by the I<sup>2</sup>C host.

```
type: 0x14 = 20<sub>10</sub>
valid data_length is 2 to 16
    data[0] = device_index (0-32 valid)
    data[1] = number_of_bytes_to_read (0-14 valid)
data[2-15] = data_to_be_written[data_length-2]
```

If device\_index is 32, then no address phase will be executed. If device\_index is in the range of 0 to 31, and a 1-Wire device was detected for that device\_index at power on, then the write cycle will be prefixed with a "Match ROM" command and the address information for that device.

If data\_length is two, then no specific write phase will be executed (although address information may be written independently of data length depending on the value of device index).

If data\_length is greater than two, then data\_length-2 bytes of data\_to\_be\_written will be written to the 1-Wire bus immediately after the address phase.

If number\_of\_bytes\_to\_read is zero, then no read phase will be executed. If number\_of\_bytes\_to\_read is not zero then number\_of\_bytes\_to\_read will be read from the bus and loaded into the response packet.

The return packet will be:

# 21 (0x15): Set Up Live Temperature Display

You can configure the CFA533 to automatically update a portion of the LCD with a live temperature reading. Once the display is configured using this command, the CFA533 will continue to display the live reading on the LCD without host intervention. The Set Up Live Temperature Display is one of the items stored by command 4 (0x04): Store Current State as Boot State (Pg. 36), so you can configure the CFA533 to immediately display system temperatures as soon as power is applied.



The live display is based on a concept of display slots. There are 4 slots, and each of the 4 slots may be enabled or disabled independently.

Any slot may be requested to display any data that is available. For instance, slot 0 could display temperature sensor 3 in °C, while slot 1 could simultaneously display temperature sensor 3 in °F.

Any slot may be positioned at any location on the LCD, as long as all the digits of that slot fall fully within the display area. It is legal to have the display area of one slot overlap the display area of another slot, but senseless. This situation should be avoided in order to have meaningful information displayed.

```
type: 0x15 = 21_{10}
valid data length is 7 or 2 (for turning a slot off)
data[0]: display slot (0-3)
data[1]: type of item to display in this slot
       0 = nothing (data length then must be 2)
       1 = (invalid)
       2 = temperature (data length then must be 7)
data[2]: index of the sensor to display in this slot:
       0-31 are valid for temperatures (and the temperature device must be attached)
data[3]: number of digits
       for a temperature: 3 digits (-XX or XXX)
       for a temperature: 5 digits (-XX.X or XXX.X)
data[4]: display column
       0-13 valid for a 3-digit temperature
       0-11 valid for a 5-digit temperature
data[5]: display row (0-1 valid)
data[6]: temperature units(0 = deg C, 1 = deg F)
```

If a 1-Wire CRC error is detected, the temperature will be displayed as "ERR" or "ERROR".

The return packet will be:

type:  $0x40 | 15 = 0x55 = 85_{10}$ data length: 0

22 (0x16): Send Command Directly to the LCD Controller

The controller on the CFA533 is the <u>Neotec NT7070B</u> (HD44780 compatible). Generally you won't need low-level access to the LCD controller but some arcane functions are not exposed by the CFA533's command set. This command allows you to access the CFA533's LCD controller directly. Note: It is possible to corrupt the CFA533 display using this command.

```
type: 0x16 = 22<sub>10</sub>
data_length: 2
data[0]: location code
        0 = "Data" register
        1 = "Control" register
data[1]: data to write to the selected register
```

The return packet will be:

type:  $0x40 | 0x16 = 0x56 = 86_{10}$ data length: 0



# 23 (0x17): Enable Key Ready Flag

Due to the nature of the I2C protocol, we have included an out-of-band method of checking for key presses and releases.

This command allows GPIO[0] (J8's Pin 7) to act as a key ready flag. If enabled, it sets GPIO[0] high until read by the host using 24 (0x18): Read Keypad, Polled Mode (Pg. 46).

The return packet will be:

type: = 23
data length: = 0

#### NOTE ON COMMAND 23: ENABLE KEY READY FLAG

In order for the GPIO pin to function as a key ready flag, GPIO[0] pin must be configured correctly.

To ensure that GPIO[0] will operate correctly as a key readyflag, user GPIO[1] must be configured as:

```
DDD = "101: 1=Slow, Strong Drive Up, 0=Slow, Strong Drive Down".
F = "0: Port unused for user GPIO.
```

This configuration can be assured by sending the following command:

```
command = 34
length = 3
data[0] = 0
data[1] = 0
data[2] = 5
```

24 (0x18): Read Keypad, Polled Mode

In some situations, it may be convenient for the host to poll the CFA533 for key activity. This command allows the host to detect which keys are currently pressed, which keys have been pressed since the last poll, and which keys have been released since the last poll.

```
#define KP_UP 0x01
#define KP_ENTER 0x02
#define KP_CANCEL 0x04
#define KP_LEFT 0x08
#define KP_RIGHT 0x10
#define KP_DOWN 0x20
type: 0x18 = 24<sub>10</sub>
data_length: 0
```

The return packet will be:

```
type: 0x40 | 0x18 = 0x58 = 88<sub>10</sub>
data_length: 3
data[0] = bitmask showing the keys currently pressed
data[1] = bitmask showing the keys that have been pressed since the last poll
data[2] = bitmask showing the keys that have been released since the last poll
```



# 28 (0x1C): Set ATX Switch Functionality

The combination of the CFA533 with the Crystalfontz <u>WR-PWR-Y14</u> or <u>WR-PWR-Y44</u> cable can be used to replace the function of the power and reset switches in a standard ATX-compatible system. The ATX Power Switch Functionality is one of the items stored by the command <u>4 (0x04)</u>: Store Current State as Boot State (Pg. 36).

#### <u>Note</u>

If you are using the AUTO\_POLARITY option, the RESET (GPIO[3]) and POWER CONTROL (GPIO[2]) must be able to meet the  $V_{IH}$  and  $V_{IL}$  limits shown in <u>DC Characteristics (Pg. 15)</u> when they are in their idle states. This may be an issue if the module is powered by 5v, and the RESET (GPIO[3]) and POWER CONTROL (GPIO[2]) are driven by 3.3v.

## NOTE ON COMMAND 28: SET ATX SWITCH FUNCTIONALITY

The GPIO pins used for ATX control must not be configured as user GPIO. The pins must be configured to their default drive mode in order for the ATX functions to work correctly.

These settings are factory default but may be changed by the user. Please see command <u>34 (0x22):</u> <u>Set/Configure GPIO (Pg. 51)</u>. These settings must be saved as the boot state.

To ensure that GPIO[1] will operate correctly as ATX SENSE, user GPIO[1] must be configured as:

```
DDD = "011: 1=Resistive Pull Up, 0=Fast, Strong Drive Down".
```

```
F = "0: Port unused for user GPIO."
```

This configuration can be assured by sending the following command:

```
command = 34
length = 3
data[0] = 1
data[1] = 0
data[2] = 3
```

To ensure that GPIO[2] will operate correctly as ATX POWER, user GPIO[2] must be configured as:

```
DDD = "010: Hi-Z, use for input".
F = "0: Port unused for user GPIO."
```

This configuration can be assured by sending the following command:

```
command = 34
length = 3
data[0] = 2
data[1] = 0
data[2] = 2
```

To ensure that GPIO[3] will operate correctly as ATX RESET, user GPIO[3] must be configured as:

```
DDD = "010: Hi-Z, use for input".
F = "0: Port unused for user GPIO."
```

This configuration can be assured by sending the following command:

```
command = 34
length = 3
data[0] = 3
data[1] = 0
data[2] = 2
```

These settings must be saved as the boot state.



The RESET (GPI0[3]) and POWER CONTROL (GPI0[2]) lines on the CFA533 are normally high-impedance. Electrically, they appear to be disconnected or floating. When the CFA533 asserts the RESET or POWER CONTROL lines, they are momentarily driven high or low (as determined by the AUTO\_POLARITY, RESET\_INVERT or POWER\_INVERT bits, detailed below). To end the power or reset pulse, the CFA533 changes the lines back to highimpedance.

## FOUR FUNCTIONS MAY BE ENABLED BY COMMAND 28

#### Function 1: KEYPAD\_RESET

If POWER-ON SENSE (GPIO[1]) is high, holding the green check key for 4 seconds will pulse RESET (GPIO[3]) pin for 1 second. During the 1-second pulse, the CFA533 will show "RESET", and then the CFA533 will reset itself, showing its boot state as if it had just powered on. Once the pulse has finished, the CFA533 will not respond to any commands until after it has reset the host and itself.

#### Function 2: KEYPAD\_POWER\_ON

If POWER-ON SENSE (GPIO[1]) is low, pressing the green check key for 0.25 seconds will pulse POWER CONTROL (GPIO[2]) for the duration specified by in data[1] or the default of 1 second. During this time the CFA533 will show "POWER ON", then the CFA533 will reset itself.

#### Function 3: KEYPAD\_POWER\_OFF

If POWER-ON SENSE (GPIO[1]) is high, holding the red X key for 4 seconds will pulse POWER CONTROL (GPIO[2]) for the duration specified by in data[1] or the default of 1 second. If the user continues to hold the power key down, then the CFA533 will continue to drive the line for a maximum of 5 additional seconds. During this time the CFA533 will show "POWER OFF".

#### Function 4: LCD\_OFF\_IF\_HOST\_IS\_OFF

If LCD\_OFF\_IF\_HOST\_IS\_OFF is set, the CFA533 will blank its screen and turn off its backlight to simulate its power being off any time POWER-ON SENSE is low.

#### <u>NOTE</u>

By default there is an internal POWER-ON-SENSE connected to the +5v pin of J\_PWR, selected by setting data[2] to 1. Alternatively, GPIO[1] may be configured to act as POWER-ON-SENSE through R3 of  $5.6K\Omega$ , and specifying data[2] as 0.

The CFA533 will still be active (since it is powered by  $V_{SB}$ ), monitoring the keypad for a power-on keystroke. Once POWER-ON SENSE goes high, the CFA533 will reboot as if power had just been applied to it.



```
#define AUTO POLARITY
                                 0x01 //Automatically detects polarity for reset and
                                       //power (recommended)
#define RESET INVERT
                                 0x02 //Reset pin drives high instead of low (ignored if
                                         AUTO POLARITY is set)
#define POWER INVERT
                                 0x04 //Power pin drives high instead of low (ignored if
                                         AUTO POLARITY is set)
#define LCD OFF IF HOST IS OFF 0x10
#define KEYPAD RESET
                                 0 \times 20
#define KEYPAD POWER ON
                                 0 \times 40
#define KEYPAD POWER OFF
                                 0 \times 80
type: 0x1C = 28_{10}
data length: 1, 2 or 3
data[0]: bitmask of enabled functions
data[1]: (optional) length of power on & off pulses in 1/32 second
       1 = 1/32 sec
       2 = 1/16 \text{ sec}
      16 = 1/2 \text{ sec}
     255 = 8 \text{ sec}
data[2]: (optional) atx sense on floppy
       0: sense ATX host state on P2.1 (J8, pin 6 / GPIO [1] -- R3 must be loaded)
       1: sense ATX host state on P0.7 (JPWR,+5v -- recommended configuration))
```

The return packet will be:

type:  $0x40 | 0x1C = 0x5C = 92_{10}$ data\_length: 0

#### 29 (0x1D): Enable/Feed Host Watchdog Reset

Some high-availability systems use hardware watchdog timers to ensure that a software or hardware failure does not result in an extended system outage. Once the host system has booted, a system monitor program is started. The system monitor program would enable the watchdog timer on the CFA533. If the system monitor program fails to feed the CFA533's watchdog timer, the CFA533 will reset the host system.

#### <u>NOTE</u>

The GPIO pins used for ATX control must not be configured as user GPIO. They must be configured to their default drive mode in order for the ATX functions to work correctly. These settings are factory default, but may be changed by the user. Please see the note under command 28 (0x1C): Set ATX Switch Functionality (Pg. 47) or command 34 (0x22): Set/Configure GPIO (Pg. 51).

```
type: 0x1D = 29<sub>10</sub>
data_length: 1
data[0] = enable/timeout
If timeout is 0, the watchdog is disabled.
If timeout is 1-255, then this command must be issued again within timeout seconds to feed
the watchdog and avoid a watchdog reset.
To turn the watchdog off once it has been enabled, simply set timeout to 0.
If the command is not re-issued within timeout seconds, then the CFA533 will reset the
host (see command 28 for details). Since the watchdog is off by default when the CFA533
powers up, the CFA533 will not issue another host reset until the host has once again
enabled the watchdog.
```

The return packet will be:

type:  $0x40 | 0x1D = 0x5D = 93_{10}$ data\_length: 0



# 30 (0x1E): Read Reporting/ATX/Watchdog (debug)

This command can be used to verify the current items configured to report to the host, as well as some other miscellaneous status information. Please note that the information returned by the CFA533 is not identical to the information returned by similar Crystalfontz displays.

```
type: 30
data_length: 0
```

The return packet will be:

```
type: 0x1E = 30_{10}
data length: 15
data[0] = 0
data[1] = 0
data[2] = 0
data[3] = 0
data[4] = 0
data[5] = 0
data[6] = 0
data[7] = ATX Power Switch Functionality (as set by command 28)
data[8] = current watchdog counter (as set by command 29)
data[9] = User Contrast Adjust (as set by <u>command 13, data[1]</u>)
data[10] = Key backlight setting (as set by <u>command 14, data[1]</u>)
data[11] = atx_sense_on_floppy (as set by <u>command 28</u>)
data[12] = 0
data[13] = <u>CFA633</u>-style contrast setting (as set by <u>command 13, data[0]</u>)
data[14] = LCD backlight setting (as set by <u>command 14</u>,
                                                             <u>data[0]</u>)
```

Please Note: Previous and future firmware versions may return fewer or additional bytes.

#### 31 (0x1F): Send Data to LCD

This command allows data to be placed at any position on the LCD.

```
type: 0x1F = 31_{10}
data_length: 3 to 18
data[0]: col = x = 0 to 15
data[1]: row = y = 0 to 1
data[2-21]: text to place on the LCD, variable from 1 to 16 characters
```

The return packet will be:

type:  $0x40 | 0x1F = 0x5F = 95_{10}$  data\_length: 0

Send Data to LCD is one of the items stored by the command 4 (0x04): Store Current State as Boot State (Pg. 36).

33 (0x21): Set I2C Address

This command sets the I<sup>2</sup>C address. This number is bit shifted left by one and combined with the R/ $\overline{W}$  bit to make the actual I<sup>2</sup>C address byte. For example, if 10 is set as the address, the I<sup>2</sup>C address byte for *writes* is 20 and for *reads* is 21...

The default address of the CFA533-\*\*\*-KC is  $42_{10}$  ( $84_{10}$  writes,  $85_{10}$  reads), in hexadecimal 0x2A (0x54 writes, 0x55 reads).

*Debugging Tip:* To display the I<sup>2</sup>C address of the display module on the LCD, hold both the up and the down arrows for 4 seconds.

```
type: 0x21 = 33<sub>10</sub>
data_length: 1
data[0]: 0 to 127
```



The return packet will be:

type:  $0x40 | 0x21 = 0x61 = 97_{10}$  data\_length: 0

34 (0x22): Set/Configure GPIO

The CFA533 has five pins for user-definable general-purpose input / output (GPIO). These pins are shared with the DOW and ATX functions. Be careful when you configure the GPIO if you want to use the ATX or DOW at the same time.

The architecture of the CFA533 allows great flexibility in the configuration of the GPIO pins. They can be set as input or output. They can output constant high or low signals or a variable duty cycle 100 Hz PWM signal. (Pulse Width Modulation is a way to simulate intermediate levels by switching a level between full on and full off. PWM is typically used to control the brightness of LED backlights, relying on the natural averaging done by the human eye.)

In output mode using the PWM (and a suitable current limiting resistor), an LED may be turned on or off and even dimmed under host software control. With suitable external circuitry, the GPIOs can also be used to drive external logic or power transistors.

The CFA533 continuously polls the GPIOs as inputs at 32 Hz. The present level can be queried by the host software at a lower rate. The CFA533 also keeps track of whether there were rising or falling edges since the last host query (subject to the resolution of the 32 Hz sampling). This means that the host is not forced to poll quickly in order to detect short events. The algorithm used by the CFA533 to read the inputs is inherently "debounced".

The GPIOs also have "pull-up" and "pull-down" modes. These modes can be useful when using the GPIO as an input connected to a switch since no external pull-up or pull-down resistor is needed. For instance, the GPIO can be set to pull up. Then when a switch connected between the GPIO and ground is open, reading the GPIO will return a "1". When the switch is closed, the input will return a "0".

Pull-up/pull-down resistance values are approximately 5kΩ.,Do not exceed current of 25 mA per GPIO.

GPIO[1] may be connected to the host's power in order to sense the host's power on/off state. There is a resistor R3 in series with GPIO[1] to limit the possibility of <u>latchup</u>. To use GPIO[1] as a general-purpose input/output, you may need to change R3 with a resistor suitable for your application. It is loaded with a 5.6K $\Omega$  resistor that is suitable for most applications.

## NOTE ON SETTING AND CONFIGURING GPIO PINS

The GPIO pins may also be used for ATX control through header J8 and temperature sensing through the CFA533's DOW header. By factory default, the GPIO output setting, function, and drive mode are set correctly to enable operation of the ATX and DOW functions. The GPIO output setting, function, and drive mode must be set to the correct values in order for the ATX and DOW functions to work. Improper use of this command can disable the ATX and DOW functions.

The GPIO configuration is one of the items stored by the command 4 (0x04): Store Current State as Boot State (Pg. 36).

```
type: 0x22 = 34_{10}
data length:
 2 bytes to change value only
 3 bytes to change value and configure function and drive mode
data[0]: index of GPIO to modify
      0 = GPIO[0] = J8, Pin 7
      1 = GPIO[1] = J8, Pin 6 (may be ATX Host Power Sense, as configured by
                              command 28, data[2])
      2 = GPIO[2] = J8, Pin 5 (default is ATX Host Power Control)
      3 = GPIO[3] = J8, Pin 4 (default is ATX Host Reset Control)
      4 = GPIO[4] = J DOW, Pin 2 (default is DOW I/O -- has 1K\Omega resistor hardware
          pull-up: R2)
   5-255 = reserved
 Please note: Future versions of this command on future hardware models may accept
             additional values for data[0], which would control the state of future
             additional GPIO pins
data[1]: Pin output state (actual behavior depends on drive mode):
      0 = Output set to low
   1-99 = Output duty cycle percentage (100 Hz nominal)
    100 = Output set to high
 101-255 = invalid
data[2]: Pin function select and drive mode (optional)
      FDDD
       |||-- DDD = Drive Mode (based on output state of 1 or 0)
             000: 1=Fast, Strong Drive Up, 0=Resistive Pull Down
             001: 1=Fast, Strong Drive Up, 0=Fast, Strong Drive Down
             010: Hi-Z, use for input
             011: 1=Resistive Pull Up,
                                          0=Fast, Strong Drive Down
             100: 1=Slow, Strong Drive Up, 0=Hi-Z
             101: 1=Slow, Strong Drive Up, 0=Slow, Strong Drive Down
             110: reserved, do not use
             111: 1=Hi-Z,
                                          0=Slow, Strong Drive Down
        ---- F = Function
             _____
             0: Port unused for GPIO. It will take on the default
                function such as ATX, DOW or unused. The user is
                responsible for setting the drive to the correct
                value in order for the default function to work
                correctly.
             1: Port used for GPIO under user control. The user is
                responsible for setting the drive to the correct
                value in order for the desired GPIO mode to work
                correctly.
       ----- reserved, must be 0
```

The return packet will be:

type:  $0x40 | 0x22 = 0x62 = 98_{10}$ data\_length: 0

# 35 (0x23): Read GPIO Pin Levels and Configuration State

Please see command 34 (0x22): Set/Configure GPIO (Pg. 51) for details on the GPIO architecture.

```
type: 0x23 = 35_{10}
data length: 1
data[0]: index of GPIO to query
      0 = GPIO[0] = J8, Pin 7
      1 = GPIO[1] = J8, Pin 6 (may be ATX Host Power Sense, as configured
                               by <u>command 28, data[2]</u>)
      2 = GPIO[2] = J8, Pin 5 (default is ATX Host Power Control)
      3 = GPIO[3] = J8, Pin 4 (default is ATX Host Reset Control)
      4 = GPIO[4] = J DOW, Pin 2 (default is DOW I/O -- has a 1K\Omega resistor hardware
          pull-up: R2)
   5-255 = reserved
 Please note: Future versions of this command on future hardware models may accept
 additional values for data[0], which would return the status of future additional GPIO
 pins.
returns:
  data[0]: index of GPIO read
  data[1]: Pin state & changes since last poll
         RFS
           |-- S = state at the last reading
           --- F = at least one falling edge has
                  been detected since the last poll
          ---- R = at least one rising edge has
                   been detected since the last poll
          ---- reserved
      (This reading is the actual pin state, which may or may not agree with the pin
      setting, depending on drive mode and the load presented by external circuitry.
      The pins are polled at approximately 32 Hz asynchronously with respect to this
      command.Transients that happen between polls will not be detected.)
  data[2]: Requested Pin level/PWM level
    0-100 = Output duty cycle percentage
       (This value is the requested PWM duty cycle. The actual pin may or may not be
      toggling in agreement with this value, depending on the drive mode and the load
      presented by external circuitry)
  data[3]: Pin function select and drive mode
      - FDDD
         |||-- DDD = Drive Mode
               000: 1=Fast, Strong Drive Up, 0=Resistive Pull Down
               001: 1=Fast, Strong Drive Up, 0=Fast, Strong Drive Down
               010: Hi-Z, use for input
               011: 1=Resistive Pull Up,
                                            0=Fast, Strong Drive Down
               100: 1=Slow, Strong Drive Up, 0=Hi-Z
               101: 1=Slow, Strong Drive Up, 0=Slow, Strong Drive Down
               110: reserved
               111: 1=Hi-Z,
                                            0=Slow, Strong Drive Down
         ----F = Function
               0: Port unused for GPIO. It will take on the default
                  function such as ATX, DOW or unused. The user is
                  responsible for setting the drive to the correct
                  value in order for the default function to work
                  correctly.
               1: Port used for GPIO under user control. The user is
                  responsible for setting the drive to the correct
                  value in order for the desired GPIO mode to work
                  correctly.
         ----- reserved, will return 0
```



# **CHARACTER GENERATOR ROM (CGROM)**

To find the code for a given character, add the two numbers that are shown in bold for its row and column. For example, the Greek letter  $\beta$ " is in the column labeled "24d" and in the row labeled "2d". So 224 + 2 = 226. When you send a byte with the value of 226 to the display, the Greek letter " $\beta$ " will be shown.

upper 4 bits	<b>0</b> d	<b>16</b> ₄	<b>32</b> ₄	<b>48</b> d	<b>64</b> <sub>d</sub>	<b>80</b> d	<b>96</b> d	112 <b>.</b>	<b>128</b> ₄	144 <sub>d</sub>	<b>160</b> ₀	17 <b>6</b> ₀	<b>192</b> ₄	208	224。	<b>240</b> d
lower 4 bits	00002	00012	<b>0010</b> <sup>2</sup>	0011,	0100 <sub>2</sub>	01012	0110 <sub>2</sub>	<b>0111</b> ₂	10002	1001,	<b>1010</b> <sup>2</sup>	<b>1011</b> ₂	11002	<b>1101</b> <sup>2</sup>	11102	1111,
0d 00002	cgram <b>[0]</b>															
1d 0001₂	CGRAM															
2d 0010₂	cgram															
3d 0011₂	cgram [3]															
4 <sub>d</sub> 0100₂	cgram [4]															
5d 0101₂	сдрам <b>[5]</b>															
6d 0110₂	сдгам <b>[6]</b>															
7d 0111₂	cgram [7]															
8d 1000₂	cgram <b>[0]</b>															
9₀ 1001₂	cgram															
<b>10</b> d 1010₂	CGRAM															
11₀ 1011₂	cgram [3]															
<b>12</b> d 1100₂	cgram [4]															
13₀ 1101₂	cgram [5]															
14d 1110₂	<sup>cgram</sup>												╘┷┲┻			
15₀ 1111₂	<sup>cgram</sup> [7]															

Figure 19. Character Generator ROM (CGROM)



# **DISPLAY MODULE RELIABILITY AND LONGEVITY**

*Note:* We work to continuously improve our products, including backlights that are brighter and last longer. Slight color variations from display module to display module and batch to batch are normal.

# **DISPLAY MODULE RELIABILITY**

Under operating and storage temperature specification limitations, humidity non-condensing RH up to 90%, and no exposure to direct sunlight. Values listed below are approximate and represent typical lifetime.

ITEM	SPECIFICATION				
LCD portion (excluding Keypad and Backlights)	50,000 to 100,000 hours (typical)				
Keypad	1,000,000 keystrokes				
White* LED Display and Blue LED Keypad Backlights	Power-On Hours	% of Initial Brightness			
*We recommend that the backlight of the white LED back- lit display modules be dimmed or turned off during periods	<10,000	>90%			
of inactivity to conserve the white LED backlight lifetime.	<50,000	>50%			

# **DISPLAY MODULE LONGEVITY (EOL / REPLACEMENT POLICY)**

Crystalfontz is committed to making all of our display modules available for as long as possible. For each display module we introduce, we intend to offer it indefinitely. We do not pre-plan a display module's obsolescence. The majority of modules we have introduced are still available.

We recognize that discontinuing a display module may cause problems for some customers. However, rapidly changing technologies, component availability, or low customer order levels may force us to discontinue ("End of Life", EOL) a display module. For example, we must occasionally discontinue a display module when a supplier discontinues a component or a manufacturing process becomes obsolete. When we discontinue a display module, we will do our best to find an acceptable replacement display module with the same fit, form, and function.

In most situations, you will not notice a difference when comparing a "fit, form, and function" replacement display module to the discontinued display module it replaces. However, sometimes a change in component or process for the replacement display module results in a slight variation, perhaps an improvement, over the previous design.

Although the replacement display module is still within the stated datasheet specifications and tolerances of the discontinued display module, changes may require modification to your circuit and/or firmware. Possible changes include:

- *Backlight LEDs.* Brightness may be affected (perhaps the new LEDs have better efficiency) or the current they draw may change (new LEDs may have a different VF).
- Controller. A new controller may require minor changes in your code.
- Component tolerances. Display module components have manufacturing tolerances. In extreme cases, the tolerance stack can change the visual or operating characteristics.

Please understand that we avoid changing a display module whenever possible; we only discontinue a display module if we have no other option. We will post Part Change Notices (PCN) on the product's web page as soon as possible. If interested, you can subscribe to future part change notifications.



# APPENDIX A: SOFTWARE SOURCES AND CALCULATING THE CRC

# **ARDUINO EXAMPLE CONNECTIONS AND SKETCH**

We have an <u>example project</u> that details the steps needed to connect a CFA533 I<sup>2</sup>C LCD module to an Arduino Uno. There is a sample sketch that can be loaded into the Arduino to test it. Available for download on the *Datasheets & Files* tab for the web pages of each CFA533 I<sup>2</sup>C LCD module part number.

# **DEMONSTRATION CODE FOR ATMEL AVR ATMEGA2561**

Demonstration code for the <u>ATmega2561</u> is available for download on the *Datasheets & Files* tab for the web pages of each of each CFA533 I<sup>2</sup>C LCD module part number.

# **533 I2C WINTEST**

The <u>533 I2C WinTest</u> works with <u>TotalPhase Aardvark I2C/SPI Adapter</u> to demonstrate the display's features.

# ALGORITHMS TO CALCULATE THE CRC

Below are eight sample algorithms that will calculate the CRC of a packet. Some of the algorithms were contributed by forum members and originally written for the <u>CFA631</u> and <u>CFA635</u>. The CRC used in the xx is the same one that is used in IrDA, which came from PPP, which to at least some extent seems to be related to a CCITT (ref: Network Working Group Request for Comments: 1171) standard. At that point, the trail was getting a bit cold and diverged into several referenced articles and papers, dating back to 1983.

The polynomial used is  $X^{16} + X^{12} + X^5 + X^0$  (0x8408) The result is bit-wise inverted before being returned.

# Algorithm 1: "C" Table Implementation

This algorithm is typically used on the host computer, where code space is not an issue.

```
//This code is from the IRDA LAP documentation, which appears to
//have been copied from PPP:
11
// http://irda.affiniscape.com/associations/2494/files/Specifications/IrLAP11 Plus Er-
rata.zip
//I doubt that there are any worries about the legality of this code,
//searching for the first line of the table below, it appears that
//the code is already included in the linux 2.6 kernel "Driver for
//ST5481 USB ISDN modem". This is an "industry standard" algorithm
//and I do not think there are ANY issues with it at all.
typedef unsigned char ubyte;
typedef unsigned short word;
word get_crc(ubyte *bufptr,word len)
  //CRC lookup table to avoid bit-shifting loops.
  static const word crcLookupTable[256] =
    {0x00000,0x01189,0x02312,0x0329B,0x04624,0x057AD,0x06536,0x074BF,
     0x08C48,0x09DC1,0x0AF5A,0x0BED3,0x0CA6C,0x0DBE5,0x0E97E,0x0F8F7,
     0x01081,0x00108,0x03393,0x0221A,0x056A5,0x0472C,0x075B7,0x0643E,
     0x09CC9,0x08D40,0x0BFDB,0x0AE52,0x0DAED,0x0CB64,0x0F9FF,0x0E876,
```

0x02102,0x0308B,0x00210,0x01399,0x06726,0x076AF,0x04434,0x055BD,
0x0AD4A, 0x0BCC3, 0x08E58, 0x09FD1, 0x0EB6E, 0x0FAE7, 0x0C87C, 0x0D9F5,
0x03183,0x0200A,0x01291,0x00318,0x077A7,0x0662E,0x054B5,0x0453C,
0x0BDCB, 0x0AC42, 0x09ED9, 0x08F50, 0x0FBEF, 0x0EA66, 0x0D8FD, 0x0C974,
0x04204, 0x0538D, 0x06116, 0x0709F, 0x00420, 0x015A9, 0x02732, 0x036BB,
0x0CE4C, 0x0DFC5, 0x0ED5E, 0x0FCD7, 0x08868, 0x099E1, 0x0AB7A, 0x0BAF3,
0x05285,0x0430C,0x07197,0x0601E,0x014A1,0x00528,0x037B3,0x0263A,
0x0DECD, 0x0CF44, 0x0FDDF, 0x0EC56, 0x098E9, 0x08960, 0x0BBFB, 0x0AA72,
0x06306,0x0728F,0x04014,0x0519D,0x02522,0x034AB,0x00630,0x017B9,
0x0EF4E, 0x0FEC7, 0x0CC5C, 0x0DDD5, 0x0A96A, 0x0B8E3, 0x08A78, 0x09BF1,
0x07387,0x0620E,0x05095,0x0411C,0x035A3,0x0242A,0x016B1,0x00738,
0x0FFCF, 0x0EE46, 0x0DCDD, 0x0CD54, 0x0B9EB, 0x0A862, 0x09AF9, 0x08B70,
0x08408, 0x09581, 0x0A71A, 0x0B693, 0x0C22C, 0x0D3A5, 0x0E13E, 0x0F0B7,
0x00840,0x019C9,0x02B52,0x03ADB,0x04E64,0x05FED,0x06D76,0x07CFF,
0x09489,0x08500,0x0B79B,0x0A612,0x0D2AD,0x0C324,0x0F1BF,0x0E036,
0x018C1, 0x00948, 0x03BD3, 0x02A5A, 0x05EE5, 0x04F6C, 0x07DF7, 0x06C7E,
0x0A50A, 0x0B483, 0x08618, 0x09791, 0x0E32E, 0x0F2A7, 0x0C03C, 0x0D1B5,
0x02942,0x038CB,0x00A50,0x01BD9,0x06F66,0x07EEF,0x04C74,0x05DFD,
0x0B58B, 0x0A402, 0x09699, 0x08710, 0x0F3AF, 0x0E226, 0x0D0BD, 0x0C134,
0x039C3, 0x0284A, 0x01AD1, 0x00B58, 0x07FE7, 0x06E6E, 0x05CF5, 0x04D7C,
0x0C60C, 0x0D785, 0x0E51E, 0x0F497, 0x08028, 0x091A1, 0x0A33A, 0x0B2B3,
0x04A44, 0x05BCD, 0x06956, 0x078DF, 0x00C60, 0x01DE9, 0x02F72, 0x03EFB,
0x0D68D, 0x0C704, 0x0F59F, 0x0E416, 0x090A9, 0x08120, 0x0B3BB, 0x0A232,
0x05AC5, 0x04B4C, 0x079D7, 0x0685E, 0x01CE1, 0x00D68, 0x03FF3, 0x02E7A,
0x0E70E, 0x0F687, 0x0C41C, 0x0D595, 0x0A12A, 0x0B0A3, 0x08238, 0x093B1,
0x06B46,0x07ACF,0x04854,0x059DD,0x02D62,0x03CEB,0x00E70,0x01FF9,
0x0678F, 0x0E606, 0x0D49D, 0x0C514, 0x0B1AB, 0x0A022, 0x092B9, 0x08330,
0x07BC7, 0x06A4E, 0x058D5, 0x0495C, 0x03DE3, 0x02C6A, 0x01EF1, 0x00F78};
0x076C7,0x00x4E,0x056D5,0x0495C,0x05DE5,0x02C0x,0x01EF1,0x00F76;;
register word
newCrc;
newCrc=0xFFFF;
//This algorithm is based on the IrDA LAP example.
while(len)
<pre>newCrc = (newCrc &gt;&gt; 8) ^ crcLookupTable[(newCrc ^ *bufptr++) &amp; 0xff];</pre>
newcrc = (newcrc >> 6) crclookupiable[(newcrc *buiptr++) & 0xii];
//Make this crc match the one's complement that is sent in the packet.
return (~newCrc);
}

Algorithm 2: "C" Bit Shift Implementation

}

This algorithm was mainly written to avoid any possible legal issues about the source of the routine (at the request of the LCDproc group). This routine was "clean" coded from the definition of the CRC. It is ostensibly smaller than the table driven approach but will take longer to execute. This routine is offered under the GPL.

```
typedef unsigned char ubyte;
typedef unsigned short word;
word get crc(ubyte *bufptr,word len)
  Ł
  register unsigned int
    newCRC;
  //Put the current byte in here.
  ubyte
    data;
  int
    bit count;
  //This seed makes the output of this shift based algorithm match
  //the table based algorithm. The center 16 bits of the 32-bit
  //"newCRC" are used for the CRC. The MSb of the lower byte is used
  //to see what bit was shifted out of the center 16 bit CRC
  //accumulator ("carry flag analog");
  newCRC=0x00F32100;
  while(len--)
    \dot{/}/Get the next byte in the stream.
```



```
data=*bufptr++;
  //Push this byte's bits through a software
  //implementation of a hardware shift & xor.
  for(bit count=0;bit count<=7;bit count++)</pre>
    //Shift the CRC accumulator
    newCRC>>=1;
    //The new MSB of the CRC accumulator comes
    //from the LSB of the current data byte.
    if(data&0x01)
      newCRC | =0x00800000;
    //If the low bit of the current CRC accumulator was set
    //before the shift, then we need to XOR the accumulator
    //with the polynomial (center 16 bits of 0x00840800)
    if(newCRC&0x0000080)
      newCRC<sup>^</sup>=0x00840800;
    //Shift the data byte to put the next bit of the stream
    //into position 0.
    data>>=1;
    }
  }
//All the data has been done. Do 16 more bits of 0 data.
for(bit count=0;bit count<=15;bit count++)</pre>
  //Shift the CRC accumulator
 newCRC>>=1;
  //If the low bit of the current CRC accumulator was set
  //before the shift we need to XOR the accumulator with
  //0x00840800.
  if(newCRC&0x0000080)
   newCRC<sup>^</sup>=0x00840800;
//Return the center 16 bits, making this CRC match the one's
//complement that is sent in the packet.
return((~newCRC)>>8);
}
```

Algorithm 2B: "C" Improved Bit Shift Implementation

This is simplified algorithm that implements the CRC.



```
unsigned short get crc(unsigned char count, unsigned char *ptr)
  Ł
  unsigned short
           //Calculated CRC
    crc;
  unsigned char
    i;
          //Loop count, bits in byte
  unsigned char
    data; //Current byte being shifted
  crc = 0xFFFF; // Preset to all 1's, prevent loss of leading zeros
  while(count--)
    Ł
    data = *ptr++;
    i = 8;
    do
      {
      if((crc ^ data) & 0x01)
        {
        crc >>= 1;
        crc ^{=} 0x8408;
        }
      else
        crc >>= 1;
      data >>= 1;
      } while(--i != 0);
    }
  return (~crc);
  }
```

## Algorithm 3: "PIC Assembly" Bit Shift Implementation

This routine was graciously donated by one of our customers.

```
; Crystalfontz CFA633 PIC CRC Calculation Example
; This example calculates the CRC for the hard coded example provided
; in the documentation.
; It uses "This is a test. " as input and calculates the proper CRC
; of 0x93FA.
#include "p16f877.inc"
; CRC16 equates and storage
;------
accuml
              40h
                      ; BYTE - CRC result register high byte
        eau
              41h
                      ; BYTE - CRC result register high low byte
accumh
        equ
                      ; BYTE - data register for shift
datareg
        equ
              42h
                       ; BYTE - bit counter for CRC 16 routine
        equ
              43h
              44h
                      ; BYTE - storage for string memory read
Zero
        equ
index
              45h
                      ; BYTE - index for string memory read
        equ
savchr
              46h
                      ; BYTE - temp storage for CRC routine
        equ
seedlo
        equ
              021h
                      ; initial seed for CRC reg lo byte
                       ; initial seed for CRC reg hi byte
seedhi
              0F3h
        equ
```



;										
polyL polyH	equ equ	084h ;	;	polynomial low byte polynomial high byte						
-	Test Program		= =							
;	org	0;	;	reset vector = 0000H						
;	clrf			ensure upper bits of PC are cleared						
clrf goto				ensure page bits are cleared jump to start of program						
•	<b>Vector</b>									
;	org	4 ;	;	start of ISR						
;	goto	\$;	;	jump to ISR when coded						
	org	20 ;	;	start of main program						
main	movlw	seedhi ;		setup intial CRC seed value.						
	movwf			This must be done prior to						
	movlw	seedlo		sending string to CRC routine.						
	movwf									
	clrf		; ;	clear string read variables						
; main1										
maini	movlw	HIGH InputStr	r	; point to LCD test string						
	movwf	-		latch into PCL,						
	movfw		-	get index						
	call		-	get character						
	movwf	-	;	setup for terminator test						
	movf			see if terminator						
	btfsc	STATUS, Z	;	skip if not terminator						
	goto			else terminator reached, jump out of loop						
	call	CRC16 ;	;	calculate new crc						
	call	SENDUART ;	;	send data to LCD						
	incf	index,f ;	;	bump index						
	goto	main1 ;	;	loop						
; main2										
mainz	movlw	00h ;		shift accumulator 16 more bits.						
	call		-	This must be done after sending						
	movlw			string to CRC routine.						
	call	an at c	;	beiing to the foutime.						
;	0411	, ,	<b>,</b>							
,	comf	accumh,f ;	;	invert result						
	comf	accuml,f	-							
;										
	movfw			get CRC low byte						
	call	SENDUART ;								
	movfw	accumh ;	;	get CRC hi byte						
	call	SENDUART	;	send to LCD						
; stop	goto	stop		; word result of 0x93FA is in accumh/accuml						
;======										
; calcu	late CRC of	input byte								
-										
CRC16	-									
	movwf			save the input character						
	movwf			load data register						
	movlw		-	setup number of bits to test						
1000	movwf	j ;	;	save to incrementor						
_loop	clrc			alear carry for CPC register shift						
				clear carry for CRC register shift perform shift of data into CRC register						
	rrf		; ;	Periorm Bhile of data into the register						
	rrf	accuml, f	,							
	btfss		;	skip jump if if carry						



notset	goto movlw xorwf movlw xorwf	_notset polyL accuml,F polyH accumh,F		otherwise goto next bit XOR poly mask with CRC register			
	decfsz	j,F	;	decrement bit counter			
	goto	loop	;	loop if not complete			
	movfw	savchr		restore the input character			
•	return		;	return to calling routine			
;====== ; USER	SUPPLIED	Serial port tra	ns	mit routine			
SENDUAR	т						
	return		; put serial xmit routine here				
;======			==				
; test	string st	orage					
;	org						
;	2						
InputSt							
	addwf	-					
	dt	7h,10h,"This is	a	test. ",0			
;							
,==	end						

## Algorithm 4: "Visual Basic" Table Implementation

Visual BASIC has its own challenges as a language (such as initializing static arrays), and it is also challenging to use Visual BASIC to work with "binary" (arbitrary length character data possibly containing nulls—such as the "data" portion of the CFA633 packet) data. This routine was adapted from the C table implementation. The complete project can be found in our forums.

```
'This program is brutally blunt. Just like VB. No apologies.
'Written by Crystalfontz America, Inc. 2004 http://www.crystalfontz.com
'Free code, not copyright copyleft or anything else.
'Some visual basic concepts taken from:
'http://www.planet-source-code.com/vb/scripts/ShowCode.asp?txtCodeId=21434&lngWId=1
'most of the algorithm is from functions in 633_WinTest:
https://www.crystalfontz.com/product/633WinTest#docs
'Full zip of the project is available in our forum:
http://www.crystalfontz.com/forum/showthread.php?postid=9921#post9921
Private Type WORD
   Lo As Byte
   Hi As Byte
End Type
Private Type PACKET STRUCT
   command As Byte
   data_length As Byte
   data(22) As Byte
   crc As WORD
End Type
Dim crcLookupTable(256) As WORD
Private Sub MSComm OnComm()
'Leave this here
End Sub
'My understanding of visual basic is very limited -- however it appears that there is no way
'to initialize an array of structures. Nice language. Fast processors, lots of memory, big
'disks, and we fill them up with this . . this . . this . . STUFF.
Sub Initialize CRC Lookup Table()
```



```
crcLookupTable(0).Lo = &H0
  crcLookupTable(0).Hi = &H0
'For purposes of brevity in this data sheet, I have removed 251 entries of this table, the
'full source is available in our forum:
http://www.crystalfontz.com/forum/showthread.php?postid=9921#post9921
  crcLookupTable(255).Lo = &H78
  crcLookupTable(255).Hi = &HF
End Sub
'This function returns the CRC of the array at data for length positions
Private Function Get Crc(ByRef data() As Byte, ByVal length As Integer) As WORD
  Dim Index As Integer
  Dim Table Index As Integer
  Dim newCrc As WORD
  newCrc.Lo = \&HFF
  newCrc.Hi = &HFF
  For Index = 0 To length - 1
    'exclusive-or the input byte with the low-order byte of the CRC register
    'to get an index into crcLookupTable
    Table Index = newCrc.Lo Xor data(Index)
    'shift the CRC register eight bits to the right
    newCrc.Lo = newCrc.Hi
    newCrc.Hi = 0
    ' exclusive-or the CRC register with the contents of Table at Table Index
    newCrc.Lo = newCrc.Lo Xor crcLookupTable(Table Index).Lo
    newCrc.Hi = newCrc.Hi Xor crcLookupTable(Table Index).Hi
  Next Index
  'Invert & return newCrc
  Get Crc.Lo = newCrc.Lo Xor &HFF
  Get Crc.Hi = newCrc.Hi Xor &HFF
End Function
Private Sub Send Packet (ByRef packet As PACKET STRUCT)
  Dim Index As Integer
  'Need to put the whole packet into a linear array
  'since you can't do type overrides. VB, gotta love it.
  Dim linear array(26) As Byte
  linear array(0) = packet.command
  linear_array(1) = packet.data_length
  For Index = 0 To packet.data length - 1
    linear array(Index + 2) = packet.data(Index)
  Next Index
  packet.crc = Get_Crc(linear_array, packet.data_length + 2)
'Might as well move the CRC into the linear array too
  linear array(packet.data length + 2) = packet.crc.Lo
  linear array(packet.data length + 3) = packet.crc.Hi
  'Now a simple loop can dump it out the port.
  For Index = 0 To packet.data length + 3
    MSComm.Output = Chr(linear array(Index))
  Next Index
End Sub
```

## Algorithm 5: "Java" Table Implementation

This code was posted in our forum by user "norm" as a working example of a Java CRC calculation.

```
public class CRC16 extends Object
{
   public static void main(String[] args)
   {
     byte[] data = new byte[2];
     // hw - fw
     data[0] = 0x01;
     data[1] = 0x00;
```



```
System.out.println("hw -fw req");
  System.out.println(Integer.toHexString(compute(data)));
  // ping
  data[0] = 0x00;
  data[1] = 0x00;
  System.out.println("ping");
  System.out.println(Integer.toHexString(compute(data)));
  // reboot
  data[0] = 0x05;
  data[1] = 0 \times 00;
  System.out.println("reboot");
  System.out.println(Integer.toHexString(compute(data)));
  // clear lcd
  data[0] = 0x06;
  data[1] = 0x00;
  System.out.println("clear lcd");
  System.out.println(Integer.toHexString(compute(data)));
  // set line 1
  data = new byte[18];
  data[0] = 0x07;
  data[1] = 0x10;
  String text = "Test Test Test ";
 byte[] textByte = text.getBytes();
  for (int i=0; i < text.length(); i++) data[i+2] = textByte[i];</pre>
  System.out.println("text 1");
  System.out.println(Integer.toHexString(compute(data)));
private CRC16()
private static final int[] crcLookupTable =
  0x00000,0x01189,0x02312,0x0329B,0x04624,0x057AD,0x06536,0x074BF,
  0x08C48,0x09DC1,0x0AF5A,0x0BED3,0x0CA6C,0x0DBE5,0x0E97E,0x0F8F7,
  0x01081,0x00108,0x03393,0x0221A,0x056A5,0x0472C,0x075B7,0x0643E,
  0x09CC9,0x08D40,0x0BFDB,0x0AE52,0x0DAED,0x0CB64,0x0F9FF,0x0E876,
  0x02102,0x0308B,0x00210,0x01399,0x06726,0x076AF,0x04434,0x055BD,
  0x0AD4A,0x0BCC3,0x08E58,0x09FD1,0x0EB6E,0x0FAE7,0x0C87C,0x0D9F5,
  0x03183,0x0200A,0x01291,0x00318,0x077A7,0x0662E,0x054B5,0x0453C,
  0x0BDCB, 0x0AC42, 0x09ED9, 0x08F50, 0x0FBEF, 0x0EA66, 0x0D8FD, 0x0C974,
  0x04204,0x0538D,0x06116,0x0709F,0x00420,0x015A9,0x02732,0x036BB,
  0x0CE4C, 0x0DFC5, 0x0ED5E, 0x0FCD7, 0x08868, 0x099E1, 0x0AB7A, 0x0BAF3,
  0x05285,0x0430C,0x07197,0x0601E,0x014A1,0x00528,0x037B3,0x0263A,
  0x0DECD,0x0CF44,0x0FDDF,0x0EC56,0x098E9,0x08960,0x0BBFB,0x0AA72,
  0x06306,0x0728F,0x04014,0x0519D,0x02522,0x034AB,0x00630,0x017B9,
  0x0EF4E, 0x0FEC7, 0x0CC5C, 0x0DDD5, 0x0A96A, 0x0B8E3, 0x08A78, 0x09BF1,
  0x07387,0x0620E,0x05095,0x0411C,0x035A3,0x0242A,0x016B1,0x00738,
  0x0FFCF, 0x0EE46, 0x0DCDD, 0x0CD54, 0x0B9EB, 0x0A862, 0x09AF9, 0x08B70,
  0x08408,0x09581,0x0A71A,0x0B693,0x0C22C,0x0D3A5,0x0E13E,0x0F0B7,
  0x00840,0x019C9,0x02B52,0x03ADB,0x04E64,0x05FED,0x06D76,0x07CFF,
  0x09489,0x08500,0x0B79B,0x0A612,0x0D2AD,0x0C324,0x0F1BF,0x0E036,
  0x018C1,0x00948,0x03BD3,0x02A5A,0x05EE5,0x04F6C,0x07DF7,0x06C7E,
  0x0A50A, 0x0B483, 0x08618, 0x09791, 0x0E32E, 0x0F2A7, 0x0C03C, 0x0D1B5,
  0x02942,0x038CB,0x00A50,0x01BD9,0x06F66,0x07EEF,0x04C74,0x05DFD,
  0x0B58B,0x0A402,0x09699,0x08710,0x0F3AF,0x0E226,0x0D0BD,0x0C134,
  0x039C3,0x0284A,0x01AD1,0x00B58,0x07FE7,0x06E6E,0x05CF5,0x04D7C,
  0x0C60C,0x0D785,0x0E51E,0x0F497,0x08028,0x091A1,0x0A33A,0x0B2B3,
  0x04A44,0x05BCD,0x06956,0x078DF,0x00C60,0x01DE9,0x02F72,0x03EFB,
  0x0D68D,0x0C704,0x0F59F,0x0E416,0x090A9,0x08120,0x0B3BB,0x0A232,
  0x05AC5,0x04B4C,0x079D7,0x0685E,0x01CE1,0x00D68,0x03FF3,0x02E7A,
  0x0E70E,0x0F687,0x0C41C,0x0D595,0x0A12A,0x0B0A3,0x08238,0x093B1,
  0x06B46,0x07ACF,0x04854,0x059DD,0x02D62,0x03CEB,0x00E70,0x01FF9,
  0x0F78F,0x0E606,0x0D49D,0x0C514,0x0B1AB,0x0A022,0x092B9,0x08330,
  0x07BC7,0x06A4E,0x058D5,0x0495C,0x03DE3,0x02C6A,0x01EF1,0x00F78
```



```
};
public static int compute(byte[] data)
{
    int newCrc = 0x0FFFF;
    for (int i = 0; i < data.length; i++ )
        {
        int lookup = crcLookupTable[(newCrc ^ data[i]) & 0xFF];
        newCrc = (newCrc >> 8) ^ lookup;
        }
    return(~newCrc);
    }
}
```

# Algorithm 6: "Perl" Table Implementation

This code was translated from the C version by one of our customers.

```
#!/usr/bin/perl
```

use strict;

```
my @CRC LOOKUP =
```

```
(0x00000,0x01189,0x02312,0x0329B,0x04624,0x057AD,0x06536,0x074BF,
   0x08C48,0x09DC1,0x0AF5A,0x0BED3,0x0CA6C,0x0DBE5,0x0E97E,0x0F8F7,
   0x01081,0x00108,0x03393,0x0221A,0x056A5,0x0472C,0x075B7,0x0643E,
   0x09CC9,0x08D40,0x0BFDB,0x0AE52,0x0DAED,0x0CB64,0x0F9FF,0x0E876,
   0x02102,0x0308B,0x00210,0x01399,0x06726,0x076AF,0x04434,0x055BD,
   0x0AD4A,0x0BCC3,0x08E58,0x09FD1,0x0EB6E,0x0FAE7,0x0C87C,0x0D9F5,
   0x03183,0x0200A,0x01291,0x00318,0x077A7,0x0662E,0x054B5,0x0453C,
   0x0BDCB,0x0AC42,0x09ED9,0x08F50,0x0FBEF,0x0EA66,0x0D8FD,0x0C974,
   0x04204,0x0538D,0x06116,0x0709F,0x00420,0x015A9,0x02732,0x036BB,
   0x0CE4C,0x0DFC5,0x0ED5E,0x0FCD7,0x08868,0x099E1,0x0AB7A,0x0BAF3,
   0x05285,0x0430C,0x07197,0x0601E,0x014A1,0x00528,0x037B3,0x0263A,
   0x0DECD, 0x0CF44, 0x0FDDF, 0x0EC56, 0x098E9, 0x08960, 0x0BBFB, 0x0AA72,
   0x06306,0x0728F,0x04014,0x0519D,0x02522,0x034AB,0x00630,0x017B9,
   0x0EF4E, 0x0FEC7, 0x0CC5C, 0x0DDD5, 0x0A96A, 0x0B8E3, 0x08A78, 0x09BF1,
   0x07387,0x0620E,0x05095,0x0411C,0x035A3,0x0242A,0x016B1,0x00738,
   0x0FFCF, 0x0EE46, 0x0DCDD, 0x0CD54, 0x0B9EB, 0x0A862, 0x09AF9, 0x08B70,
   0x08408,0x09581,0x0A71A,0x0B693,0x0C22C,0x0D3A5,0x0E13E,0x0F0B7,
   0x00840,0x019C9,0x02B52,0x03ADB,0x04E64,0x05FED,0x06D76,0x07CFF,
   0x09489,0x08500,0x0B79B,0x0A612,0x0D2AD,0x0C324,0x0F1BF,0x0E036,
   0x018C1,0x00948,0x03BD3,0x02A5A,0x05EE5,0x04F6C,0x07DF7,0x06C7E,
   0x0A50A,0x0B483,0x08618,0x09791,0x0E32E,0x0F2A7,0x0C03C,0x0D1B5,
   0x02942,0x038CB,0x00A50,0x01BD9,0x06F66,0x07EEF,0x04C74,0x05DFD,
   0x0B58B,0x0A402,0x09699,0x08710,0x0F3AF,0x0E226,0x0D0BD,0x0C134,
   0x039C3,0x0284A,0x01AD1,0x00B58,0x07FE7,0x06E6E,0x05CF5,0x04D7C,
   0x0C60C,0x0D785,0x0E51E,0x0F497,0x08028,0x091A1,0x0A33A,0x0B2B3,
   0x04A44,0x05BCD,0x06956,0x078DF,0x00C60,0x01DE9,0x02F72,0x03EFB,
   0x0D68D,0x0C704,0x0F59F,0x0E416,0x090A9,0x08120,0x0B3BB,0x0A232,
   0x05AC5,0x04B4C,0x079D7,0x0685E,0x01CE1,0x00D68,0x03FF3,0x02E7A,
   0x0E70E,0x0F687,0x0C41C,0x0D595,0x0A12A,0x0B0A3,0x08238,0x093B1,
   0x06B46,0x07ACF,0x04854,0x059DD,0x02D62,0x03CEB,0x00E70,0x01FF9,
   0x0F78F,0x0E606,0x0D49D,0x0C514,0x0B1AB,0x0A022,0x092B9,0x08330,
   0x07BC7,0x06A4E,0x058D5,0x0495C,0x03DE3,0x02C6A,0x01EF1,0x00F78);
#
   our test packet read from an enter key press over the serial line:
    type: 80
                    (key press)
    (1 byte of data)
#
    data_length: 1
#
#
    data = 5
my $type: '80';
my $length = '01';
my $data = '05';
my $packet = chr(hex $type) . chr(hex $length) . chr(hex $data) ;
```



## Algorithm 7: For PIC18F8722 or PIC18F2685

This code was written by customer Virgil Stamps of ATOM Instrument Corporation for our <u>CFA635</u> module.

```
; CRC Algorithm for CrystalFontz CFA-635 display (DB535)
; This code written for PIC18F8722 or PIC18F2685
; Your main focus here should be the ComputeCRC2 and
; CRC16 routines
ComputeCRC2:
             RAM8
      movlb
      movwf
             dsplyLPCNT
                          ;w has the byte count
nxt1 dsply:
      movf
             POSTINC1,w
      call
             CRC16
      decfsz dsplyLPCNT
      goto
             nxt1_dsply
      movlw
                           ; shift accumulator 16 more bits
             .0
      call
             CRC16_
      movlw
             .0
             CRC16
      call
             dsplyCRC,F
      comf
                           ; invert result
      comf
             dsplyCRC+1,F
      return
CRC16 movwf:
      dsplyCRCData
                           ; w has byte to crc
      movlw
             . 8
      movwf
             dsplyCRCCount
_cloop:
             STATUS, C
                           ; clear carry for CRC register shift
      bcf
             dsplyCRCData,f ; perform shift of data into CRC
      rrcf
                           ;register
      rrcf
             dsplyCRC,F
             dsplyCRC+1,F
      rrcf
      btfss
             STATUS, C
                           ; skip jump if carry
```



notset ; otherwise goto next bit goto movlw  $\overline{0}$ x84 xorwf dsplyCRC,F 0x08 ; XOR poly mask with CRC register movlw dsplyCRC+1,F xorwf notset: decfsz dsplyCRCCount, F ; decrement bit counter bra cloop ; loop if not complete return ; example to clear screen dsplyFSR1 TEMP equ 0x83A ; 16-bit save for FSR1 for display ; message handler dsplyCRC equ 0x83C ; 16-bit CRC (H/L) dsplyLPCNT equ 0x83E ; 8-bit save for display message ; length - CRC dsplyCRCData equ 0x83F ; 8-bit CRC data for display use dsplyCRCCount equ 0x840 ; 8-bit CRC count for display use SendCount equ 0x841 ; 8-bit byte count for sending to ; display 0x8C0 ; 32-byte receive buffer for equ RXBUF2 ; Display 0x8E0 TXBUF2 equ ; 32-byte transmit buffer for ; Display ClearScreen: movlb RAM8 movlw .0 movwf SendCount movlw 0xF3 movwf dsplyCRC ; seed ho for CRC calculation movlw 0x21 movwf dsplyCRC+1 ; seen lo for CRC calculation ClaimFSR1 call 0x06 movlw movwf TXBUF2 LFSR FSR1, TXBUF2 movf SendCount,w movwf TXBUF2+1 ; message data length call BMD1 SendMsg goto ; send message via interrupt routine. The code is made complex due ; to the limited FSR registers and extended memory space used ; example of sending a string to column 0, row 0 ------SignOnL1: call ClaimFSR1 lfsr FSR1,TXBUF2+4 ; set data string position CORO,BusName SHOW ; move string to TXBUF2 movlw .2 ; addwf SendCount movff SendCount,TXBUF2+1 ; insert message data length call BuildMsgDSPLY call SendMsg return ; BuildMsgDSPLY used to send a string to LCD BuildMsgDSPLY: movlw 0xF3movwf dsplyCRC ; seed hi for CRC calculation movlw 0x21; seed lo for CRC calculation
; point at transmit buffer movwf dsplyCRC+1 LFSR FSR1,TXBUF2 movlw  $0 \times 1 F$ ; command to send data to LCD



movwf TXBUF2 ; insert command byte from us to ; CFA-635 BMD1 movlw .2 ; + overhead ddwf SendCount,w ; compute CRC of transmit message call ComputeCRC2 movf dsplyCRC+1,w ; append CRC byte movwf POSTINC1 movf dsplyCRC,w movwf POSTINC1 ; append CRC byte return SendMsg: call ReleaseFSR1 LFSR FSR0,TXBUF2 movff FSR0H,irptFSR0 movff FSR0L,irptFSR0+1 ; save interrupt use of FSR0 movff SendCount,TXBUSY2 PIE2,TX2IE bsf ; set transmit interrupt enable ; (bit 4) return ; macro to move string to transmit buffer SHOW macro src, stringname call src MOVLF upper stringname, TBLPTRU high stringname, TBLPTRH MOVLF MOVLF low stringname, TBLPTRL call MOVE STR endm MOVE STR: tblrd \*+ movf TABLAT,w bz ms1b movwf POSTINC1 incf SendCount goto MOVE STR ms1b: return 




# APPENDIX B: CONNECTING A DS2450 1-WIRE QUAD A/D CONVERTER

This appendix describes a simple test circuit that demonstrates how to connect a DS2450 4-channel ADC to the CFA533's DOW (Dallas One Wire - The DS2450 uses the standard Dallas Semiconductor 1-Wire protocol for data transfers) connector. It also gives a sample command sequence to initialize and read the ADC.

Up to 32 DOW devices can be connected to the CFA533. In this example the DS2450 appears at device index 0. Your software should query the connected devices using command <u>18 (0x12): Read DOW Device Information (Pg. 43)</u> to verify the locations and types of DOW devices connected in your application.

Please refer to the <u>DS2450 Data Sheet</u> and the description for command <u>20 (0x14): Arbitrary DOW Transaction (Pg. 44)</u> more information.



Appendix C Figure 1. Test Circuit Schematic

Start 633WinTest (works with CFA533) and open the Packet Debugger dialog.

Select Command 20 = Arbitrary DOW Transaction, then paste each string below into the data field and send the packet. The response should be similar to what is shown.



//Write 0x40 (=64) to address 0x1C (=28) to leave analog circuitry on //(see page 6 of the data sheet) <command 20> \000\002\085\028\000\064 //16 bit "i-button" CRC + 8-bit "DOW" CRC <response> C=84(d=0):2E,05,22 //Consult "i-button" docs to check 16-bit CRC //DOW CRC is probably useless for this device. //Write all 8 channels of control/status (16 bits, 5.10v range) <command 20> \000\002\085\008\000\000 // address = 8, channel A low
<response> C=84(d=0):6F,F1,68 // 16-bits, output off <command 20> \000\002\085\009\000\001 // address = 9, channel A high <response> C=84(d=0):FF,F1,AB // no alarms, 5.1v <command 20> \000\002\085\010\000\000 // address = 10, channel B low // 16-bits, output off <response> C=84(d=0):CE,31,88 <command 20> \000\002\085\011\000\001 // address = 11, channel B high <response> C=84(d=0):5E,31,4B // no alarms, 5.1v <command 20> \000\002\085\012\000\000 // address = 12, channel C low // 16-bits, output off <response> C=84(d=0):2E,30,A3 <command 20> \000\002\085\013\000\001 // address = 13, channel C high <response> C=84(d=0):BE,30,60 // no alarms, 5.1v <command 20> \000\002\085\014\000\000 // address = 14, channel D low <response> C=84(d=0):8F,F0,43 // 16-bits, output off <command 20> \000\002\085\015\000\001 // address = 15, channel D high // no alarms, 5.1v <response> C=84(d=0):1F,F0,80 //Read all 4 channels of control/status (check only) <command 20> \000\010\170\008\000 <response> C=84(d=0):00,01,00,01,00,01,00,01,E0,CF,01 //Repeat next two commands for each conversion (two cycles shown) //Start conversion on all channels <command 20> \000\002\060\015\000 <response> C=84(d=0):3A,03,28 //Read all 8 channels <command 20> \000\010\170\000\000 <response> C=84(d=0):00,33,DF,64,84,96,6A,C8,5A,6B,BE //Decoded response: 0x3300 = 130561.016015625 volts (channel A) 0x64DF = 258232.009541321 volts (channel B) 0x9684 = 385322.998553467 volts (channel C) 0xC86A = 513063.992623901 volts (channel D) //Start conversion on all channels <command 20> \000\002\060\015\000 <response> C=84(d=0):3A,03,28 //Read all 8 channels <command 20> \000\010\170\000\000 <response> C=84(d=0):6B,33,B2,64,97,96,42,C8,0F,C9,0A //Decoded response: 0x336B = 131631.024342346 volts (channel A) 0x64B2 = 257782.006039429 volts (channel B) 0x9697 = 385513.000032043 volts (channel C) 0xC842 = 512663.989511108 volts (channel D)